PERICOM PI74SSTU32866 说明书

The PI74SSTU32866 is a 25-bit 1:1 or 14-bit 1:2 configurable registered buffer with parity. It is designed for 1.7 V to 1.9 V VDD operation and supports DDR2-533/400. All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control and reset (RST) inputs are LVCMOS. All data outputs are 1.8 V CMOS drivers that have been optimized to drive the DDR-II DIMM load, and meet SSTL_18 specifications. The error (QERR) output is 1.8 V open-drain driver.


品牌
PERICOM
文件格式
PDF
发布时间
2012年1月4日
更新时间
2023年10月1日
MD5 校验值
AE9A0A1DE855CF184C5A555D49EF71AE
下载 PDF

PERICOM 的其他说明书


查看 PERICOM 全部说明书 →