NXP PMPB95ENEA MOSFET datasheet

http://www.manuallib.com/nxp/pmpb95enea-mosfet-datasheet.html

N-channel enhancement mode Field-Effect Transistor (FET) in a leadless medium power DFN2020MD-6 (SOT1220) Surface-Mounted Device (SMD) plastic package using Trench MOSFET technology.

ManualLib.com collects and classifies the global product instrunction manuals to help users access anytime and anywhere, helping users make better use of products.

http://www.manuallib.com

Product data sheet

1. General description

N-channel enhancement mode Field-Effect Transistor (FET) in a leadless medium power DFN2020MD-6 (SOT1220) Surface-Mounted Device (SMD) plastic package using Trench MOSFET technology.

2. Features and benefits

- Trench MOSFET technology
- Small and leadless ultra thin SMD plastic package: 2 x 2 x 0.65 mm
- Exposed drain pad for excellent thermal conduction
- Tin-plated 100 % solderable side pads for optical solder inspection
- AEC-Q101 qualified

3. Applications

- · Relay driver
- High-speed line driver
- · Low-side load switch
- Switching circuits

4. Quick reference data

Table 1. Quick reference data

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V _{DS}	drain-source voltage	T _j = 25 °C		-	-	80	V
V _{GS}	gate-source voltage			-20	-	20	V
I _D	drain current	V _{GS} = 10 V; T _{amb} = 25 °C; t ≤ 5 s	[1]	-	-	4.1	Α
Static characte	Static characteristics						
R _{DSon}	drain-source on-state resistance	$V_{GS} = 10 \text{ V}; I_D = 2.8 \text{ A}; T_j = 25 ^{\circ}\text{C}$		-	80	105	mΩ

^[1] Device mounted on an FR4 Printed-Circuit Board (PCB), single-sided copper, tin-plated, mounting pad for drain 6 cm².





Scan or click this QR code to view the latest information for this product

5. Pinning information

Table 2. Pinning information

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	D	drain	1 6	D I
2	D	drain	7 5	
3	G	gate	2 5	G T
4	S	source	3 8 4	
5	D	drain	Transparent top view	
6	D	drain	DFN2020MD-6 (SOT1220)	S 017aaa255
7	D	drain		
8	S	source		

6. Ordering information

Table 3. Ordering information

Type number	Package	ckage				
	Name	Description	Version			
PMPB95ENEA	DFN2020MD-6	DFN2020MD-6: plastic thermal enhanced ultra thin small outline package; no leads; 6 terminals	SOT1220			

7. Marking

Table 4. Marking codes

Type number	Marking code
PMPB95ENEA	2A

8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
V_{DS}	drain-source voltage	T _j = 25 °C		-	80	V
V _{GS}	gate-source voltage			-20	20	V
I _D	drain current	V _{GS} = 10 V; T _{amb} = 25 °C; t ≤ 5 s	[1]	-	4.1	Α
		V _{GS} = 10 V; T _{amb} = 25 °C	[1]	-	2.8	Α
		V _{GS} = 10 V; T _{amb} = 100 °C	[1]	-	1.8	Α
I _{DM}	peak drain current	T_{amb} = 25 °C; single pulse; $t_p \le 10$ μs		-	11.2	Α

PMPB95ENEA

All information provided in this document is subject to legal disclaimers.

© NXP N.V. 2013. All rights reserved

Product data sheet 17 December 2013 2 / 15

Symbol	Parameter	Conditions		Min	Max	Unit
E _{DS(AL)S}	non-repetitive drain-source avalanche energy	T _{j(init)} = 25 °C; I _D = 0.46 A; DUT in avalanche (unclamped)		-	19.3	mJ
P _{tot}	total power dissipation	T _{amb} = 25 °C	[1]	-	1.6	W
		T _{amb} = 25 °C; t ≤ 5 s	[1]	-	3.3	W
		T _{sp} = 25 °C		-	15.6	W
Tj	junction temperature			-55	150	°C
T _{amb}	ambient temperature			-55	150	°C
T _{stg}	storage temperature			-65	150	°C
Source-dra	in diode					,
I _S	source current	T _{amb} = 25 °C	[1]	-	1.2	Α
ESD maxim	num rating		'	'	'	,
V _{ESD}	electrostatic discharge voltage	НВМ	[2]	-	2000	V

- [1] Device mounted on an FR4 Printed-Circuit Board (PCB), single-sided copper, tin-plated, mounting pad for drain 6 cm².
- [2] Measured between all pins.




Fig. 1. Normalized total power dissipation as a function of junction temperature

$$P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100 \%$$




Fig. 2. Normalized continuous drain current as a function of junction temperature

$$I_{der} = \frac{I_D}{I_{D(25^{\circ}\text{C})}} \times 100 \%$$

NXP Semiconductors PMPB95ENEA

80 V, single N-channel Trench MOSFET




Fig. 3. Safe operating area; junction to ambient; continuous and peak drain currents as a function of drainsource voltage

9. Thermal characteristics

Table 6. Thermal characteristics

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
R _{th(j-a)} thermal resistance from junction to ambient		in free air	[1]	-	239	275	K/W
		[2]	-	67	77	K/W	
	ambient	in free air; t ≤ 5 s	[2]	-	33	38	K/W
R _{th(j-sp)}	thermal resistance from junction to solder point			-	4	8	K/W

- [1] Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.
- [2] Device mounted on an FR4 PCB, single-sided copper, tin-plated, mounting pad for drain 6 cm².

Product data sheet




Fig. 4. Transient thermal impedance from junction to ambient as a function of pulse duration; typical values




Fig. 5. Transient thermal impedance from junction to ambient as a function of pulse duration; typical values

Product data sheet

10. Characteristics

Table 7. Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static char	acteristics					
$V_{(BR)DSS}$	drain-source breakdown voltage	I _D = 250 μA; V _{GS} = 0 V; T _j = 25 °C	80	-	-	V
V_{GSth}	gate-source threshold voltage	$I_D = 250 \mu A; V_{DS} = V_{GS}; T_j = 25 \text{ °C}$	1.3	1.7	2.7	V
I _{DSS}	drain leakage current	V _{DS} = 80 V; V _{GS} = 0 V; T _j = 25 °C	-	-	1	μΑ
	V _{DS} = 80 V; V _{GS} = 0 V; T _j = 150 °C	-	-	10	μΑ	
I _{GSS}	gate leakage current	V _{GS} = 20 V; V _{DS} = 0 V; T _j = 25 °C	-	-	10	μΑ
		V _{GS} = -20 V; V _{DS} = 0 V; T _j = 25 °C	-	-	-10	μΑ
		V _{GS} = 10 V; V _{DS} = 0 V; T _j = 25 °C	-	-	1	μΑ
		V _{GS} = -10 V; V _{DS} = 0 V; T _j = 25 °C	-	-	-1	μΑ
R _{DSon} drain-sour resistance	drain-source on-state	V_{GS} = 10 V; I_D = 2.8 A; T_j = 25 °C	-	80	105	mΩ
	resistance	V _{GS} = 10 V; I _D = 2.8 A; T _j = 150 °C	-	154	202	mΩ
		V_{GS} = 4.5 V; I_D = 2.6 A; T_j = 25 °C	-	92	120	mΩ
9 _{fs}	forward transconductance	V_{DS} = 10 V; I_{D} = 2.8 A; T_{j} = 25 °C	-	13.3	-	S
R_G	gate resistance	f = 1 MHz	-	4.7	-	Ω
Dynamic c	haracteristics				1	
Q _{G(tot)}	total gate charge	V _{DS} = 40 V; I _D = 2.8 A; V _{GS} = 10 V;	-	9.9	14.9	nC
Q _{GS}	gate-source charge	T _j = 25 °C	-	1.2	-	nC
Q_{GD}	gate-drain charge		-	1.8	-	nC
C _{iss}	input capacitance	V _{DS} = 40 V; f = 1 MHz; V _{GS} = 0 V;	-	504	-	pF
C _{oss}	output capacitance	T _j = 25 °C	-	43	-	pF
C _{rss}	reverse transfer capacitance		-	26	-	pF
t _{d(on)}	turn-on delay time	V _{DS} = 40 V; I _D = 2.8 A; V _{GS} = 10 V;	-	5	-	ns
t _r	rise time	$R_{G(ext)} = 6 \Omega; T_j = 25 ^{\circ}C$	-	4	-	ns
t _{d(off)}	turn-off delay time		-	15	-	ns
t _f	fall time		-	7	-	ns
Source-dra	ain diode	ı	1	1	1	
V _{SD}	source-drain voltage	I _S = 1.2 A; V _{GS} = 0 V; T _j = 25 °C	-	0.8	1.2	V

PMPB95ENEA

All information provided in this document is subject to legal disclaimers.

© NXP N.V. 2013. All rights reserved




Fig. 6. Output characteristics: drain current as a function of drain-source voltage; typical values




Fig. 8. Drain-source on-state resistance as a function of drain current; typical values




Fig. 7. Sub-threshold drain current as a function of gate-source voltage




Fig. 9. Drain-source on-state resistance as a function of gate-source voltage; typical values




Fig. 10. Transfer characteristics: drain current as a function of gate-source voltage; typical values




Fig. 11. Normalized drain-source on-state resistance as a function of junction temperature; typical values

$$a = \frac{R_{DSon}}{R_{DSon(25^{\circ}C)}}$$




Fig. 12. Gate-source threshold voltage as a function of junction temperature




Fig. 13. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values




Fig. 14. Gate-source voltage as a function of gate charge; typical values




Fig. 15. MOSFET transistor: Gate charge waveform definitions





Fig. 16. Source current as a function of source-drain voltage; typical values


11. Test information



11.1 Quality information

This product has been qualified in accordance with the Automotive Electronics Council (AEC) standard Q101 - Stress test qualification for discrete semiconductors, and is suitable for use in automotive applications.

12. Package outline




PMPB95ENEA

All information provided in this document is subject to legal disclaimers.

© NXP N.V. 2013. All rights reserved

13. Soldering



14. Revision history

Table 8. Revision history

Data sheet ID	Release date	Data sheet status	Change notice	Supersedes
PMPB95ENEA v.2	20131217	Product data sheet	-	PMPB95ENEA v.1
Modifications:	 Product status char 	nged		
PMPB95ENEA v.1	20130218	Objective data sheet	-	-

Product data sheet

15. Legal information

15.1 Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Preview — The document is a preview version only. The document is still subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

PMPB95ENEA

All information provided in this document is subject to legal disclaimers.

© NXP N.V. 2013. All rights reserved

Product data sheet 17 December 2013 13 / 15

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Adelante, Bitport, Bitsound, CoolFlux, CoReUse, DESFire, EZ-HV, FabKey, GreenChip, HiPerSmart, HITAG, I²C-bus logo, ICODE, I-CODE, ITEC, Labelution, MIFARE, MIFARE Plus, MIFARE Ultralight, MoReUse, QLPAK, Silicon Tuner, SiliconMAX, SmartXA, STARplug, TOPFET, TrenchMOS, TriMedia and UCODE — are trademarks of NXP B.V.

 $\ensuremath{\mathbf{HD}}$ Radio and $\ensuremath{\mathbf{HD}}$ Radio logo — are trademarks of iBiquity Digital Corporation.

PMPB95ENEA

All information provided in this document is subject to legal disclaimers.

© NXP N.V. 2013. All rights reserved

16. Contents

1	General description	1
2	Features and benefits	1
3	Applications	1
4	Quick reference data	1
5	Pinning information	2
6	Ordering information	2
7	Marking	2
8	Limiting values	2
9	Thermal characteristics	4
10	Characteristics	6
11	Test information	10
11.1	Quality information	10
12	Package outline	10
13	Soldering	11
14	Revision history	12
15	Legal information	13
15.1	Data sheet status	13
15.2	Definitions	13
15.3	Disclaimers	13
15.4	Trademarks	14

© NXP N.V. 2013. All rights reserved

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 17 December 2013