NXP 74HC_HCT377 flip-flop datasheet

http://www.manuallib.com/nxp/74hc-hct377-flip-flop-datasheet.html

The 74HC377; 74HCT377 is an octal positive-edge triggered D-type flip-flop. The device features clock (CP) and data enable (E) inputs. When E is LOW, the outputs Qn assume the state of their corresponding Dn inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (CP) transition. Input E must be stable one set-up time prior to the LOW-to-HIGH transition for predictable operation. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of VCC.

ManualLib.com collects and classifies the global product instrunction manuals to help users access anytime and anywhere, helping users make better use of products.

http://www.manuallib.com

Octal D-type flip-flop with data enable; positive-edge trigger Rev. 3 — 25 September 2013 Product data she

Product data sheet

General description 1.

The 74HC377; 74HCT377 is an octal positive-edge triggered D-type flip-flop. The device features clock (CP) and data enable (E) inputs. When E is LOW, the outputs Qn assume the state of their corresponding Dn inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (CP) transition. Input \overline{E} must be stable one set-up time prior to the LOW-to-HIGH transition for predictable operation. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of V_{CC} .

Features and benefits 2.

- Common clock and master reset
- Eight positive edge-triggered D-type flip-flops
- Complies with JEDEC standard no. 7A
- Input levels:
 - For 74HC377: CMOS level
 - For 74HCT377: TTL level
- ESD protection:
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V.
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C

Ordering information 3.


Table 1. **Ordering information**

Type number	Package			
	Temperature range	Name	Description	Version
74HC377N	–40 °C to +85 °C	DIP20	plastic dual in-line package; 20 leads (300 mil)	SOT146-1
74HCT377N				
74HC377D	–40 °C to +85 °C	SO20	plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1
74HCT377D				
74HC377DB	–40 °C to +85 °C	SSOP20	plastic shrink small outline package; 20 leads; body width	SOT339-1
74HCT377DB			5.3 mm	
74HC377PW	–40 °C to +85 °C	TSSOP20	plastic thin shrink small outline package; 20 leads; body	SOT360-1
74HCT377PW			width 4.4 mm	



Octal D-type flip-flop with data enable; positive-edge trigger


4. Functional diagram



74HC_HCT377
Product data sheet

All information provided in this document is subject to legal disclaimers. Rev. 3 — 25 September 2013 © NXP B.V. 2013. All rights reserved. 2 of 19

Octal D-type flip-flop with data enable; positive-edge trigger




74HC_HCT377 Product data sheet All information provided in this document is subject to legal disclaimers. **Rev. 3 — 25 September 2013** © NXP B.V. 2013. All rights reserved. 3 of 19

Octal D-type flip-flop with data enable; positive-edge trigger

5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description		
Symbol	Pin	Description
Ē	1	data enable input (active LOW)
Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7	2, 5, 6, 9, 12, 15, 16, 19	flip-flop output
D0, D1, D2, D3, D4, D5, D6, D7	3, 4, 7, 8, 13, 14, 17, 18	data input
GND	10	ground (0 V)
СР	11	clock input (LOW-to-HIGH, edge triggered)
V _{CC}	20	supply voltage

6. Functional description

Table 3. Function table^[1]

Operating modes	Inputs	Outputs		
	СР	E	Dn	Qn
load "1"	\uparrow	I	h	Н
load "0"	\uparrow	I	I	L
hold (do nothing)	\uparrow	h	Х	no change
	Х	Н	Х	no change

[1] H = HIGH voltage level;

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition;

L = LOW voltage level;

I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition;

X = don't care;

 \uparrow = LOW-to-HIGH clock transition.

74HC_HCT377

Product data sheet

Octal D-type flip-flop with data enable; positive-edge trigger

7. Limiting values

Table 4.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+7	V
I _{IK}	input clamping current	$V_{\rm I} < -0.5$ V or $V_{\rm I} > V_{\rm CC}$ + 0.5 V	<u>[1]</u> _	±20	mA
I _{OK}	output clamping current	$V_{\rm O}$ < –0.5 V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5 V	<u>[1]</u> _	±20	mA
lo	output current	$-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$	-	±25	mA
I _{CC}	supply current		-	50	mA
I _{GND}	ground current		-50	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 \ ^{\circ}C \ to \ +125 \ ^{\circ}C$			
		DIP20 package	[2] _	750	mW
		SO20, SSOP20, TSSOP20	<u>[3]</u>	500	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For DIP20 package: above 70 °C the value of Ptot derates linearly with 12 mW/K.

[3] For SO20 package: above 70 °C the value of P_{tot} derates linearly with 8 mW/K.

For SSOP20 and TSSOP20 packages: above 60 °C the value of P_{tot} derates linearly with 5.5 mW/K.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter Conditions		-	74HC377	7	7	4HCT37	7	Unit
			Min	Тур	Max	Min	Тур	Max	
V _{CC}	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V _{CC}	0	-	V_{CC}	V
Vo	output voltage		0	-	V _{CC}	0	-	V_{CC}	V
T _{amb}	ambient temperature		-40	-	+125	-40	-	+125	°C
$\Delta t / \Delta V$	input transition rise and fall rate	$V_{CC} = 2.0 V$	-	-	625	-	-	-	ns/V
		$V_{CC} = 4.5 V$	-	1.67	139	-	1.67	139	ns/V
		$V_{CC} = 6.0 V$	-	-	83	-	-	-	ns/V

74HC_HCT377
Product data sheet

Octal D-type flip-flop with data enable; positive-edge trigger

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		–40 °C t	o +85 °C	-40 °C te	o +125 °C	Uni
			Min	Тур	Max	Min	Мах	Min	Max	
4HC377	7			I		I		1	1	1
/ _{IH}	HIGH-level	V _{CC} = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	V _{CC} = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	4.2	-	4.2	-	V
V _{IL}	LOW-level	V _{CC} = 2.0 V	-	0.8	0.5	-	0.5	-	0.5	V
	input voltage	V _{CC} = 4.5 V	-	2.1	1.35	-	1.35	-	1.35	V
		V _{CC} = 6.0 V	-	2.8	1.8	-	1.8	-	1.8	V
/ _{ОН}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_{O} = -20 \ \mu A; V_{CC} = 2.0 \ V$	1.9	2.0	-	1.9	-	1.9	-	V
		$I_O = -20 \ \mu\text{A}; \ V_{CC} = 4.5 \ \text{V}$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -20 \ \mu A; V_{CC} = 6.0 \ V$	5.9	6.0	-	5.9	-	5.9	-	V
		I_{O} = -4.0 mA; V_{CC} = 4.5 V	3.98	4.32	-	3.84	-	3.7	-	V
		I_{O} = -5.2 mA; V_{CC} = 6.0 V	5.48	5.81	-	5.34	-	5.2	-	V
/ _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_0 = 20 \ \mu A; \ V_{CC} = 2.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_0 = 20 \ \mu A; \ V_{CC} = 4.5 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_0 = 20 \ \mu A; \ V_{CC} = 6.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
	I_{O} = 4.0 mA; V_{CC} = 4.5 V	-	0.15	0.26	-	0.33	-	0.4	V	
		$I_0 = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.26	-	0.33	-	0.4	V
I	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0$ V	-	-	±0.1	-	±1	-	±1	μA
СС	supply current		-	-	8.0	-	80	-	160	μA
Cı	input capacitance		-	3.5	-	-	-	-	-	pF
4HCT3	77									
V _{IH}	HIGH-level input voltage	V_{CC} = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	2.0	-	V
/ _{IL}	LOW-level input voltage	V_{CC} = 4.5 V to 5.5 V	-	1.2	0.8	-	0.8	-	0.8	V
/ _{ОН}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = -20 μA	4.4	4.5	-	4.4	-	4.4	-	V
		I _O = -4.0 mA	3.98	4.32	-	3.84	-	3.7	-	V
/ _{OL}	LOW-level	V_{I} = V_{IH} or $V_{\text{IL}};$ V_{CC} = 4.5 V								
	output voltage	$I_O = 20 \ \mu\text{A}; \ V_{CC} = 4.5 \ \text{V}$	-	0	0.1	-	0.1	-	0.1	V
		$I_{O} = 5.2 \text{ mA}; V_{CC} = 5.5 \text{ V}$	-	0.15	0.26	-	0.33	-	0.4	V
I	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	±0.1	-	±1	-	±1	μA
4HC_HCT377		All information provided in	this documer	nt is subject t	o legal discla	imers.		©NX	P B.V. 2013. All rig	hts resi

Octal D-type flip-flop with data enable; positive-edge trigger

Table 6. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	ter Conditions		25 °C			–40 °C to +85 °C		–40 °C to +125 °C	
			Min	Тур	Max	Min	Max	Min	Max	
I _{CC}	supply current	$\label{eq:VI} \begin{array}{l} V_{I} = V_{CC} \text{ or } GND; \ I_{O} = 0 \ A; \\ V_{CC} = 5.5 \ V \end{array}$	-	-	8.0	-	80	-	160	μA
ΔI _{CC} additional supply current		per input pin; $V_I = V_{CC} - 2.1 V$; other inputs at V_{CC} or GND; $V_{CC} = 4.5 V$ to 5.5 V								
		E input	-	150	540	-	675	-	735	μΑ
		CP input	-	50	180	-	225	-	245	μA
		Dn input	-	20	72	-	90	-	98	μA
CI	input capacitance		-	3.5	-	-	-	-	-	pF

10. Dynamic characteristics

Table 7. Dynamic characteristics

GND (ground = 0 V); C_L = 50 pF unless otherwise specified; for test circuit, see <u>Figure 8</u>

Symbol	Parameter	Conditions		25 °C	;	–40 °C t	–40 °C to +85 °C		–40 °C to +125 °C	
			Min	Тур	Мах	Min	Max	Min	Max	
74HC377	7									
pd	propagation	CP to Qn; see Figure 6	1							
	delay	$V_{CC} = 2.0 V$	-	44	160	-	200	-	240	ns
		$V_{CC} = 4.5 V$	-	16	32	-	40	-	48	ns
		$V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$	-	13	-	-	-	-	-	-
		$V_{CC} = 6.0 V$	-	13	27	-	34	-	41	ns
t	transition time	Qn output; see Figure 6	2]							
		$V_{CC} = 2.0 V$	-	19	75	-	95	-	110	ns
		$V_{CC} = 4.5 V$	-	7	15	-	19	-	22	ns
		$V_{CC} = 6.0 V$	-	6	13	-	16	-	19	ns
W	pulse width	CP input HIGH or LOW; see <u>Figure 6</u>								
		$V_{CC} = 2.0 V$	80	14	-	100	-	120	-	ns
		$V_{CC} = 4.5 V$	16	5	-	20	-	24	-	ns
		$V_{CC} = 6.0 V$	14	4	-	17	-	20	-	ns
su	set-up time	Dn to CP; see Figure 7								
		$V_{CC} = 2.0 V$	60	14	-	75	-	90	-	ns
		$V_{CC} = 4.5 V$	12	5	-	15	-	18	-	ns
		$V_{CC} = 6.0 V$	10	4	-	13	-	15	-	ns
		E to CP; see Figure 7								
		$V_{CC} = 2.0 V$	60	6	-	75	-	90	-	ns
		$V_{CC} = 4.5 V$	12	2	-	15	-	18	-	ns
		$V_{CC} = 6.0 V$	10	2	-	13	-	15	-	ns
UC UCT277		All information and it of its	hia dagum	tia aubia-t		aimera				
HC_HCT377	ata sheet	All information provided in t Rev. 3 —			-	aimers.		©NX	P B.V. 2013. All righ	7 of

Octal D-type flip-flop with data enable; positive-edge trigger

Symbol	Parameter	Conditions			25 °C		–40 °C t	o +85 °C	-40 °C to	+125 °C	Unit
				Min	Тур	Max	Min	Max	Min	Max	-
t _h	hold time	Dn to CP; see Figure 7									
		V _{CC} = 2.0 V		3	-8	-	3	-	3	-	ns
		V _{CC} = 4.5 V		3	-3	-	3	-	3	-	ns
		$V_{CC} = 6.0 V$		3	-2	-	3	-	3	-	ns
		E to CP; see Figure 7									
		$V_{CC} = 2.0 V$		4	-3	-	4	-	4	-	ns
		$V_{CC} = 4.5 V$		4	-1	-	4	-	4	-	ns
		$V_{CC} = 6.0 V$		4	-1	-	4	-	4	-	ns
f _{max}	maximum	CP input; see Figure 6									
	frequency	$V_{CC} = 2.0 V$		6	23	-	5	-	4	-	MHz
		$V_{CC} = 4.5 V$		30	70	-	24	-	20	-	MHz
		$V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	77	-	-	-	-	-	MHz
		$V_{CC} = 6.0 V$		35	83	-	28	-	24	-	MHz
C _{PD}	power dissipation capacitance	per package; $V_I = GND$ to V_{CC}	<u>[3]</u>	-	20	-	-	-	-	-	pF
74HCT3	77										
t _{pd}	propagation	CP to Qn; see Figure 6	[1]								
	delay	$V_{CC} = 4.5 V$		-	17	32	-	40	-	48	ns
		$V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	14	-	-	-	-	-	ns
tt	transition time	Qn output; see Figure 6	[2]								
		$V_{CC} = 4.5 V$		-	7	15	-	19	-	22	ns
t _W	pulse width	CP input; see Figure 6									
		$V_{CC} = 4.5 V$		20	8	-	25	-	30	-	ns
t _{su}	set-up time	Dn to CP; see Figure 7									
		$V_{CC} = 4.5 V$		12	4	-	15	-	18	-	ns
		E to CP; see Figure 7									
		$V_{CC} = 4.5 V$		22	12	-	28	-	33	-	ns
t _h	hold time	Dn to CP; see Figure 7									
		$V_{CC} = 4.5 V$		2	-4	-	2	-	2	-	ns
		E to CP; see Figure 7									
		$V_{CC} = 4.5 V$		3	-2	-	3	-	3	-	ns
f _{max}	maximum	CP input; see Figure 6									
	frequency	$V_{CC} = 4.5 V$		27	48	-	22	-	18	-	MHz
		$V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	53	-	-	-	-	-	MHz

Table 7. Dynamic characteristics ...continued

GND (ground = 0 V); $C_1 = 50 \text{ pF}$ unless otherwise specified; for test circuit, see Figure 8

74HC_HCT377

All information provided in this document is subject to legal disclaimers. **Rev. 3 — 25 September 2013**

Product data sheet

•

Octal D-type flip-flop with data enable; positive-edge trigger

GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit, see <u>Figure 8</u>											
Symbol	Parameter Conditions		25 °C		–40 °C to +85 °C		–40 °C to +125 °C		Unit		
				Min	Тур	Max	Min	Max	Min	Max	
C _{PD}	power dissipation capacitance	per package; V _I = GND to V _{CC} – 1.5 V	<u>[3]</u>	-	20	-	-	-	-	-	pF

Dynamic characteristics ... continued Table 7.

[1] t_{pd} is the same as t_{PHL} and t_{PLH} .

[2] t_t is the same as t_{THL} and t_{TLH} .

[3] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W). $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} + \Sigma \ (C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$

 f_i = input frequency in MHz;


 f_0 = output frequency in MHz;

 $\Sigma (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs;

 C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V.

11. Waveforms





Octal D-type flip-flop with data enable; positive-edge trigger




Table 8.Measurement points

Туре	Input	Output	
	VI	V _M	V _M
74HC377	V _{CC}	0.5V _{CC}	0.5V _{CC}
74HCT377	3 V	1.3 V	1.3 V

NXP Semiconductors

74HC377; 74HCT377

Octal D-type flip-flop with data enable; positive-edge trigger





Table 9. Test data


Туре	Input		Load	S1 position	
	VI	t _r , t _f	CL	RL	t _{PHL} , t _{PLH}
74HC377	V _{CC}	6 ns	15 pF, 50 pF	1 kΩ	open
74HCT377	3 V	6 ns	15 pF, 50 pF	1 kΩ	open

Octal D-type flip-flop with data enable; positive-edge trigger

12. Package outline




Octal D-type flip-flop with data enable; positive-edge trigger



74HC_HCT377	All information provided in this document is subject to legal disclaimers.	© NXP B.V. 2013. All rights reserved.
Product data sheet	Rev. 3 — 25 September 2013	13 of 19


Octal D-type flip-flop with data enable; positive-edge trigger



Product data sheet

Rev. 3 — 25 September 2013

Octal D-type flip-flop with data enable; positive-edge trigger



Product data sheet

Rev. 3 — 25 September 2013

15 of 19

Octal D-type flip-flop with data enable; positive-edge trigger

13. Abbreviations

Table 10. Abbreviations			
Acronym	Description		
CMOS	Complementary Metal-Oxide Semiconductor		
DUT	Device Under Test		
ESD	ElectroStatic Discharge		
HBM	Human Body Model		
MM	Machine Model		
TTL	Transistor-Transistor Logic		

14. Revision history

Table 11. Revision histo	ry				
Document ID	Release date	Data sheet status	Change notice	Supersedes	
74HC_HCT377 v.3	20130925	Product data sheet	-	74HC_HCT377_CNV v.2	
Modifications: • The format of this data sheet has been redesigned to comply with the new identiguidelines of NXP Semiconductors.		ply with the new identity			
	 Legal texts have been adapted to the new company name where appropriate. 				
74HC_HCT377_CNV v.2	19901227	Product specification	-	-	

74HC_HCT377
Product data sheet

Octal D-type flip-flop with data enable; positive-edge trigger

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74HC_HCT377

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

Product data sheet

Rev. 3 — 25 September 2013

17 of 19

Octal D-type flip-flop with data enable; positive-edge trigger

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

16. Contact information

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

74HC_HCT377
Product data sheet

All information provided in this document is subject to legal disclaimers. Rev. 3 — 25 September 2013 © NXP B.V. 2013. All rights reserved. 18 of 19

Octal D-type flip-flop with data enable; positive-edge trigger

17. Contents

1	General description 1
2	Features and benefits 1
3	Ordering information 2
4	Functional diagram 2
5	Pinning information 4
5.1	Pinning 4
5.2	Pin description 4
6	Functional description 5
7	Limiting values 5
8	Recommended operating conditions 6
9	Static characteristics 6
10	Dynamic characteristics 8
11	Waveforms 10
12	Package outline 12
13	Abbreviations 16
14	Revision history 16
15	Legal information 17
15.1	Data sheet status 17
15.2	Definitions 17
15.3	Disclaimers
15.4	Trademarks
16	Contact information 18
17	Contents 19

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2013.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 25 September 2013 Document identifier: 74HC_HCT377