

February 1988

100 nW (typ.)

MM54C195/MM74C195 4-Bit Registers

General Description

The MM54C195/MM74C195 CMOS 4-bit registers feature parallel inputs, parallel outputs, J-K serial inputs, shift/load control input and a direct overriding clear. The following two modes of operation are possible:

Parallel Load

Shift in direction $Q_{\mbox{\scriptsize A}}$ towards $Q_{\mbox{\scriptsize D}}$

Parallel loading is accomplished by applying the four bits of data and taking the shift/load control of input low. The data is loaded into the associated flip-flops and appears at the outputs after the positive transition of the clock input. During parallel loading, serial data flow is inhibited.

Serial shifting is accomplished synchronously when the shift/load control input is high. Serial data for this mode is entered at the J-K inputs. These inputs allow the first stage to perform as a J-K, D, or T-type flip flop as shown in the truth table.

■ Medium speed operation

8.5 MHz (typ.) with 10V supply and 50 pF load 0.45 V_{CC} (typ.)

- High noise immunity
- Low power
- Tenth power TTL compatible
- Drive 2 LPTTL loads
- Supply voltage range
- 3V to 15V


■ Parallel inputs and outputs from each flip-flop

- Synchronous parallel load
- Direct overriding clear
- J and K inputs to first stage
- Complementary outputs from last stage
- Positive-edge triggered clocking
- Diode clamped inputs to protect against static charge

Applications

- Automotive
- Data terminals
- Instrumentation
- Medical electronics
- Alarm systems
- Remote metering
- Industrial electronics
- Computers

Schematic and Connection Diagrams




Pin 16 to $V_{\mbox{\footnotesize CC}}$

TL/F/5902-1

TL/F/5902-2

Dual-In-Line Package



Top View

Order Number MM54C195 or MM74C195

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at any Pin

 $-0.3 \mbox{V to V}_{\mbox{CC}} + 0.3 \mbox{V}$

Operating Temperature Range MM54C195

Storage Temperature Range

 -65°C to $+150^{\circ}\text{C}$

Power Dissipation (PD)

Dual-In-Line Small Outline 700 mW 500 mW

Operating V_{CC} Range Absolute Maximum V_{CC} 3V to 15V 18V

Lead Temperature (Soldering, 10 sec.)

260°C

DC Electrical Characteristics Min/Max limits apply across temperature range unless otherwise noted

Symbol	Parameter	Conditions		Тур	Max	Units
смоѕ то с	MOS				•	
V _{IN(1)}	Logical "1" Input Voltage	$V_{CC} = 5V$ $V_{CC} = 10V$	3.5 8.0			V V
V _{IN(0)}	Logical "0" Input Voltage	$V_{CC} = 5V$ $V_{CC} = 10V$			1.5 2.0	V V
V _{OUT(1)}	Logical "1" Output Voltage	$V_{CC} = 5V$ $V_{CC} = 10V$	4.5 9.0			V V
V _{OUT(0)}	Logical "0" Output Voltage	$V_{CC} = 5V$ $V_{CC} = 10V$			0.5 1.0	V
I _{IN(1)}	Logical "1" Input Current	V _{CC} = 15V		0.005	1.0	μΑ
I _{IN(0)}	Logical "0" Input Current	V _{CC} = 15V	-1.0	-0.005		μΑ
I _{CC}	Supply Current	V _{CC} = 15V		0.05	300	μΑ
CMOS/LPT	L INTERFACE				•	
V _{IN(1)}	Logical "1" Input Voltage	54C V _{CC} = 4.5V 74C V _{CC} = 4.75V	V _{CC} - 1.5 V _{CC} - 1.5			V V
V _{IN(0)}	Logical "0" Input Voltage	54C V _{CC} = 4.5V 74C V _{CC} = 4.75V			0.8 0.8	V V
V _{OUT(1)}	Logical "1" Output Voltage	54C $V_{CC} = 4.5V$, $I_{O} = -360\mu A$ 74C $V_{CC} = 4.75V$, $I_{O} = -360\mu A$	2.4 2.4			V V
V _{OUT(0)}	Logical "0" Output Voltage	54C $V_{CC} = 4.5V$, $I_{O} = 360 \mu A$ 74C $V_{CC} = 4.75V$, $I_{O} = 360 \mu A$			0.4 0.4	V
OUTPUT DR	IVE (See 54C/74C Family Char	racteristics Data Sheet) (Short Circuit	Current)			
ISOURCE	Output Source Current	$V_{CC} = 5V, V_{IN(0)} = 0V$ $T_A = 25^{\circ}C, V_{OUT} = 0V$	-1.75			mA
ISOURCE	Output Source Current	$V_{CC} = 10V, V_{IN(0)} = 0V$ $T_A = 25^{\circ}C, V_{OUT} = 0V$ -8.0				mA
ISINK	Output Sink Current	$V_{CC} = 5V, V_{IN(1)} = 5V$ $T_A = 25^{\circ}C, V_{OUT} = V_{CC}$	1.75			mA
I _{SINK}	Output Sink Current	$V_{CC} = 10V, V_{IN(1)} = 10V$ $T_A = 25^{\circ}C, V_{OUT} = V_{CC}$	8.0			mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

AC Electrical Characteristics* $T_A = 25^{\circ}C$, $C_L = 50$ pF, unless otherwise noted							
Symbol	Parameter	Conditions	Min	Тур			

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{pd}	Propagation Delay Time to a Logical "0" or Logical "1" from Clock to \overline{Q}	$V_{CC} = 5V$ $V_{CC} = 10V$		150 75	300 130	ns ns
t _{pd}	Propagation Delay Time to a Logical "0" or Logical "1" from Clear to Q or Q	$V_{CC} = 5V$ $V_{CC} = 10V$		150 50	300 130	ns ns
ts	Time Prior to Clock Pulse that Data must be Present	$V_{CC} = 5V$ $V_{CC} = 10V$		80 35	200 70	ns ns
t _S	Time Prior to Clock Pulse that Shift/Load must be Present	$V_{CC} = 5V$ $V_{CC} = 10V$		110 60	150 90	ns ns
t _H	Time After Clock Pulse that Data must be Held	$V_{CC} = 5V$ $V_{CC} = 10V$		-10 -5.0	0	ns ns
t _W	Minimum Clear Pulse Width ($t_{WL} = t_{WH}$)	$V_{CC} = 5V$ $V_{CC} = 10V$		100 50	200 100	ns ns
t _W	Minimum Clear Pulse Width	$V_{CC} = 5V$ $V_{CC} = 10V$		90 40	130 60	ns ns
t _r , t _f	Maximum Clock Rise and Fall Time	$V_{CC} = 5V$ $V_{CC} = 10V$	5.0 2.0			μs μs
f _{MAX}	Maximum Input Clock Frequency	$V_{CC} = 5V$ $V_{CC} = 10V$	2.0 5.5	3.0 8.5		MHz MHz
C _{IN}	Input Capacitance	(Note 2)		5.0		pF
C _{PD}	Power Dissipation Capacitance	(Note 3)		100		pF

 $^{^*\}mbox{AC}$ Parameters are guaranteed by DC correlated testing.

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device

Note 2: Capacitance is guaranteed by periodic testing.

Note 3: C_{PD} determines the no load AC power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note

Truth Table


Inputs	AT t _n		Outp	outs AT	t _{n + 1}	
J	K	QA	Q_{B}	Q_{C}	Q_{D}	$\overline{\mathbf{Q}}_{\mathbf{D}}$
L	Н	Q _{An}	Q_{An}	Q_{Bn}	Q_{Cn}	\overline{Q}_{Cn}
L	L	L	Q_{An}	Q_{Bn}	Q_{Cn}	\overline{Q}_{Cn}
Н	Н	Н	Q_{An}	Q_{Bn}	Q_{Cn}	\overline{Q}_{Cn}
Н	L	\overline{Q}_{An}	Q_{An}	Q_{Bn}	Q_{Cn}	\overline{Q}_{Cn}

Note: H = High Level, L = Low Level


 $t_{n} = \text{bit time before clock pulse}$


 $t_{n+1} = \text{bit time after clock pulse}$

 $Q_{An} = State of Q_A at t_n$




TL/F/5902-3





Physical Dimensions inches (millimeters) (Continued)



Molded Dual-In-Line Package (N) Order Number MM54C195N or MM74C195N NS Package Number N16E

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018 National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Email: cnjwge@tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408