FAIRCHILD

SEMICONDUCTOR ™

September 1997
Revised December 1999

FST16209
18-Bit Bus Exchange Switch

General Description

The Fairchild Switch FST16209 provides 18-bits of high-speed CMOS TTL-compatible bus switching or exchanging. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device operates as a 18-bit bus switch or a 9-bit bus exchanger, which allows data exchange between the four signal ports via the data-select terminals.

Features

- 4Ω switch connection between two ports.
- Minimal propagation delay through the switch.
- Low I_{CC}.
- Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.

Ordering Code:

Order Number	Package Number	Package Description
FST16209MEA	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300 Wide
FST16209MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Diagram

Connection Diagram

Truth Table

S2	S1	S0	A_1	A_2	Function
L	L	L	Z	Z	Disconnect
L	L	H	B_1	Z	$A_1 = B_1$
L	H	L	B_2	Z	$A_1 = B_2$
L	H	H	Z	B_1	$A_2 = B_1$
H	L	L	Z	B_2	$A_2 = B_2$
H	L	H	Z	Z	Disconnect
H	H	L	B_1	B_2	$A_1 = B_1, A_2 = B_2$
H	H	H	B_2	B_1	$A_1 = B_2, A_2 = B_1$

Pin Descriptions

Pin Name	Description
S2, S1, S0	Data-select inputs
A_1, A_2	Bus A
B_1, B_2	Bus B

Absolute Maximum Ratings(Note 1)

Supply Voltage (V_{CC})	−0.5V to +7.0V
DC Switch Voltage (V_S)	−0.5V to +7.0V
DC Input Voltage (V_{IN})(Note 2)	−0.5V to +7.0V
DC Input Diode Current (I_{IK}) V_{IN}<0V	−50mA
DC Output (I_{OUT}) Sink Current	128mA
DC V_{CC}/GND Current (I_{CC}/I_{GND})	+/− 100mA
Storage Temperature Range (T_{STG})	−65°C to +150 °C

Recommended Operating Conditions (Note 3)

Power Supply Operating (V_{CC})	4.0V to 5.5V
Input Voltage (V_{IN})	0V to 5.5V
Output Voltage (V_{OUT})	0V to 5.5V
Input Rise and Fall Time (t_r, t_f)	
Switch Control Input	0nS/V to 5nS/V
Switch I/O	0nS/V to DC
Free Air Operating Temperature (T_A)	−40 °C to +85 °C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused control inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V_{CC} (V)	T_A = −40 °C to +85 °C			Units	Conditions
			Min	Typ (Note 4)	Max		
V_{IK}	Clamp Diode Voltage	4.5			−1.2	V	I_{IN} = −18mA
V_{IH}	HIGH Level Input Voltage	4.0–5.5	2.0			V	
V_{IL}	LOW Level Input Voltage	4.0–5.5			0.8	V	
I_I	Input Leakage Current	5.5			±1.0	µA	$0 \le V_{IN} \le 5.5V$
		0			10	µA	V_{IN} = 5.5V
I_{OFF}	OFF-STATE Leakage Current	5.5			±1.0	µA	$0 \le A, B \le V_{CC}$
R_{ON}	Switch On Resistance (Note 5)	4.5		4	7	Ω	V_{IN} = 0V, I_{IN} = 64mA
		4.5		4	7	Ω	V_{IN} = 0V, I_{IN} = 30mA
		4.5		8	12	Ω	V_{IN} = 2.4V, I_{IN} = 15mA
		4.0		14	20	Ω	V_{IN} = 2.4V, I_{IN} = 15mA
I_{CC}	Quiescent Supply Current	5.5			3	µA	V_{IN} = V_{CC} or GND, I_{OUT} = 0
ΔI_{CC}	Increase in I_{CC} per Input	5.5			2.5	mA	One input at 3.4V Other inputs at V_{CC} or GND

Note 4: Typical values are at V_{CC} = 5.0V and T_A = +25°C

Note 5: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

AC Electrical Characteristics

| Symbol | Parameter | $T_A = -40\,°C$ to $+85\,°C$, $C_L = 50pF$, $R_U = R_D = 500\Omega$ | | | | Units | Conditions | Figure No. |
| | | $V_{CC} = 4.5 - 5.5V$ | | $V_{CC} = 4.0V$ | | | | |
		Min	Max	Min	Max			
t_{PHL}, t_{PLH}	Prop Delay Bus to Bus (Note 6)		0.25		0.25	ns	V_I = OPEN	Figure 1 Figure 2
t_{PHL}, t_{PLH}	Prop Delay S to Bus	1.5	7.0		7.0	ns	V_I = OPEN	Figure 1 Figure 2
t_{PZH}, t_{PZL}	Output Enable Time, S to A or B	1.5	7.5		8.0	ns	V_I = 7V for t_{PZL} V_I = OPEN for t_{PZH}	Figure 1 Figure 2
t_{PHZ}, t_{PLZ}	Output Disable Time S to A or B	1.0	8.5		9.0	ns	V_I = 7V for t_{PLZ} V_I = OPEN for t_{PHZ}	Figure 1 Figure 2

Note 6: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Capacitance (Note 7)

Symbol	Parameter	Typ	Max	Units	Conditions
C_{IN}	Control pin Input Capacitance	3		pF	$V_{CC} = 5.0V$
$C_{I/O}$	Input/Output Capacitance	10		pF	$V_{CC} = 5.0V$, S0, S1, and S2 = GND

Note 7: $T_A = +25°C$, f = 1 MHz, Capacitance is characterized but not tested.

AC Loading and Waveforms

Note: Input driven by 50 Ω source terminated in 50 Ω

Note: C_L includes load and stray capacitance

Note: Input PRR = 1.0 MHz, t_W = 500 ns

FIGURE 1. AC Test Circuit

FIGURE 2. AC Waveforms

Physical Dimensions inches (millimeters) unless otherwise noted

0.620 - 0.630
[15.75 - 16.00]

- A -

48   25

LEAD #1
IDENT

0.398 - 0.417
[10.10 - 10.60]

| O | 0.010 [0.25] | C | B Ⓢ | A Ⓢ |

0.291 - 0.299
[7.40 - 7.59]

- B -

1   24

0.020±0.003
[0.51 ± 0.08]
TYP

0.025
[0.635] TYP

0.008 - 0.012
[0.21 - 0.30] TYP

| O | 0.0031 [0.08] Ⓜ | C | A Ⓢ | B Ⓢ |

0.005 - 0.009
[0.13 - 0.22]

GAUGE PLANE

0.010
[0.25]

0.020 - 0.040
[0.51 - 1.01]

DETAIL E TYP

0.096 - 0.108
[2.44 - 2.74]

SEATING PLANE

45° x 0.015 - 0.025
[0.39 - 0.63]

SEE DETAIL E

- D -

- C -

0.025
[0.635] TYP

0.10
[0.25] MIN TYP

0° - 8° TYP

| △ | 0.004 [0.10] |

MS48A (REV E)

48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300 Wide
Package Number MS48A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

DIMENSIONS ARE IN MILLIMETERS

NOTES:
A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6, DATE 7/93.
B. DIMENSIONS ARE IN MILLIMETERS.
C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

MTD48RevB1

48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Package Number MTD48

Technology Description

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com