
SCBS103B - FEBRUARY 1992 - REVISED JANUARY 1997

- **Members of the Texas Instruments** *Widebus*™ Family
- State-of-the-Art *EPIC-IIB™* BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per **JEDEC Standard JESD-17**
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$
- Distributed V<sub>CC</sub> and GND Pin Configuration **Minimizes High-Speed Switching Noise**
- Flow-Through Architecture Optimizes PCB
- High-Drive Outputs (-32-mA I<sub>OH</sub>, 64-mA I<sub>OI</sub>)
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package **Using 25-mil Center-to-Center Spacings**

#### description

The 'ABT16657 contain two noninverting octal transceiver sections with separate parity generator/checker circuits and control signals. For either section, the transmit/receive  $(1T/\overline{R})$  or  $2T/\overline{R}$ ) input determines the direction of data flow. When  $1T/\overline{R}$  (or  $2T/\overline{R}$ ) is high, data flows from the 1A (or 2A) port to the 1B (or 2B) port (transmit mode); when  $1T/\overline{R}$  (or  $2T/\overline{R}$ ) is low, data flows from the 1B (or 2B) port to the 1A (or 2A) port (receive mode). When the output-enable (10E or  $2\overline{OE}$ ) input is high, both the 1A (or 2A) and 1B (or 2B) ports are in the high-impedance state.

#### SN54ABT16657 . . . WD PACKAGE SN74ABT16657 . . . DGG OR DL PACKAGE (TOP VIEW)



NC - No internal connection

Odd or even parity is selected by a logic high or low level, respectively, on the 1ODD/EVEN (or 2ODD/EVEN) input. 1PARITY (or 2PARITY) carries the parity bit value; it is an output from the parity generator/checker in the transmit mode and an input to the parity generator/checker in the receive mode.

In the transmit mode, after the 1A (or 2A) bus is polled to determine the number of high bits, 1PARITY (or 2PARITY) is set to the logic level that maintains the parity sense selected by the level at the 1ODD/EVEN (or 2ODD/EVEN) input. For example, if 1ODD/EVEN is low (even parity selected) and there are five high bits on the 1A bus, then 1PARITY is set to the logic high level so that an even number of the nine total bits (eight 1A-bus bits plus parity bit) are high.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.



SCBS103B - FEBRUARY 1992 - REVISED JANUARY 1997

## description (continued)

In the receive mode, after the 1B (or 2B) bus is polled to determine the number of high bits, the  $1\overline{\text{ERR}}$  (or  $2\overline{\text{ERR}}$ ) output logic level indicates whether or not the data to be received exhibits the correct parity sense. For example, if  $10DD/\overline{\text{EVEN}}$  is high (odd parity selected), 1PARITY is high, and there are three high bits on the 1B bus, then  $1\overline{\text{ERR}}$  is low, indicating a parity error.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN54ABT16657 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT16657 is characterized for operation from –40°C to 85°C.

# FUNCTION TABLE (each 8-bit section)

NUMBER OF A OR B		INPL	JTS	INPUT/OUTPUT	OUTPUTS		
INPUTS THAT ARE HIGH	OE	T/R	ODD/EVEN	PARITY	ERR	OUTPUT MODE	
	L	Н	Н	Н	Z	Transmit	
	L	Н	L	L	Z	Transmit	
0.04.00	L	L	Н	Н	Н	Receive	
0, 2, 4, 6, 8	L	L	Н	L	L	Receive	
	L	L	L	Н	L	Receive	
	L	L	L	L	Н	Receive	
	L	Н	Н	L	Z	Transmit	
	L	Н	L	Н	Z	Transmit	
4 2 5 7	L	L	Н	Н	L	Receive	
1, 3, 5, 7	L	L	Н	L	Н	Receive	
	L	L	L	Н	Н	Receive	
	L	L	L	L	L	Receive	
Don't care	Н	Х	Х	Z	Z	Z	




# logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SCBS103B - FEBRUARY 1992 - REVISED JANUARY 1997

## logic diagram (positive logic)





SCBS103B - FEBRUARY 1992 - REVISED JANUARY 1997

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (except I/O ports) (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, VO	–0.5 V to 5.5 V
Current into any output in the low state, I <sub>O</sub> : SN54ABT16657	96 mA
SN74ABT16657	128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–18 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions (see Note 3)

			SN54ABT	16657	SN74AB1	16657	UNIT
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2	EM	2		V
VIL	Low-level input voltage			0.8		0.8	V
٧ <sub>I</sub>	Input voltage		0 0	VCC	0	VCC	V
loh	High-level output current		40,	-24		-32	mA
loL	Low-level output current		200	48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	De C	10		10	ns/V
TA	Operating free-air temperature		<b>–</b> 55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>2.</sup> The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

SCBS103B - FEBRUARY 1992 - REVISED JANUARY 1997

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		Т	A = 25°C	;	SN54AB	Г16657	SN74AB1	16657	UNIT	
		I EST COR	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT		
VIK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2		-1.2		-1.2	V	
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5			
.,		$V_{CC} = 5 V$ ,	$I_{OH} = -3 \text{ mA}$	3			3		3		v	
VOH		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				\ \ \ \ \ \	
		VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$	2*					2			
\/a:		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 24 mA			0.55		0.55			V	
VOL		VCC = 4.5 V	I <sub>OL</sub> = 64 mA			0.55*		_		0.55	v	
V <sub>hys</sub>					100			13/			mV	
1.	Control inputs	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = V <sub>CC</sub> or GND			±1		₩ ±1		±1	μА	
Ħ	A or B ports	vCC = 5.5 v,	AL = ACC OLGIAD			±100	_<	±100		±100	μΑ	
lozh <sup>‡</sup>		$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 2.7 V			50	3	50		50	μΑ	
loz <sub>L</sub> ‡		$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0.5 V			-50	90	-50		-50	μΑ	
loff		$V_{CC} = 0$ ,	$V_I$ or $V_O \le 4.5 \text{ V}$			±100	Q'	±450		±100	μΑ	
ICEX		V <sub>C</sub> C = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50		50		50	μΑ	
IO§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA	
		V <sub>CC</sub> = 5.5 V,	Outputs high			2		2		2		
Icc	ICC A or B ports		Outputs low			36		36		36	mA	
		V <sub>I</sub> = V <sub>CC</sub> or GND Outputs disabled				2		2		2		
ΔICC¶	$\Delta I_{CC}$ V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND					50		50		50	μА	
Ci	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V			3						pF	
C <sub>io</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V			9						pF	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ .

<sup>&</sup>lt;sup>‡</sup> The parameters IOZH and IOZL include the input leakage current.

<sup>§</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

<sup>¶</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.


SCBS103B - FEBRUARY 1992 - REVISED JANUARY 1997

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>(</sub>	CC = 5 V 4 = 25°C	', ;	SN54AB	Г16657	SN74AB1	Г16657	UNIT
	(INFOT)	(0011-01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	A or B	B or A	1.5	2.5	3.3	1.5	4.2	1.5	4.1	4.1 ns
<sup>t</sup> PHL	AUIB	BULA	2	3.1	3.9	2	4.5	2	4.3	115
t <sub>PLH</sub>	А	PARITY	2	4.6	5.4	2	7	2	6.7	ns
<sup>t</sup> PHL	A	FARITI	2	4.3	5.1	2	6.5	2	6.1	115
<sup>t</sup> PLH	ODD/EVEN	DARITY FOR	2	4.6	5.4	2	7	2	6.7	ns
t <sub>PHL</sub>	ODD/EVEN	PARITY, ERR	2	4.3	5.1	2	6.5	2	6.1	
t <sub>PLH</sub>	В	ERR	2	4.6	5.4	2	7	2	6.7	ns
t <sub>PHL</sub>	Ь	EKK	2	4.3	5.1	2	6.5	2	6.1	
<sup>t</sup> PLH	PARITY	ERR	2	4.6	5.4	2	7	2	6.7	ns
<sup>t</sup> PHL	FARITI	EKK	2	4.3	5.1	2	6.5	2	6.1	
<sup>t</sup> PZH	<u>OE</u>	A or B	2	3.9	4.9	2 2	5.8	2	5.6	ns
t <sub>PZL</sub>	OE	AUB	2.5	4.3	5.1	2.5	6.2	2.5	6	
<sup>t</sup> PHZ	<u>OE</u>	A or B	2	3.6	4.5	2	5.5	2	5.4	
t <sub>PLZ</sub>	OE	AUIB	1.5	3	3.8	1.5	4.7	1.5	4.3	ns
<sup>t</sup> PZH	ŌĒ	PARITY, ERR	2	4	4.9	2	5.8	5.8 2 5.6	ns	
t <sub>PZL</sub>	UE	PAKITY, EKK	2.5	4.1	5.1	2.5	6.2	2.5	6	TIS
<sup>t</sup> PHZ	ŌĒ	PARITY, ERR	1	3.5	4.5	1	5.5	1	5.4	ns
t <sub>PLZ</sub>	OE .	FARILI, EKK	1.5	3	3.8	1.5	4.7	1.5	4.3	

SCBS103B - FEBRUARY 1992 - REVISED JANUARY 1997

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns,
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms







com 5-Sep-2005

#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
74ABT16657DGGRE4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT16657DGGR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT16657DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT16657DLR	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT16657DLRG4	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated