SCBS205C - MARCH 1993 - REVISED MAY 1997

 Members of the Texas Instruments Widebus[™] Family 	SN54ABT16374A WD PACKAGE SN74ABT16374A DGG OR DL PACKAGE (TOP VIEW)
 State-of-the-Art EPIC-IIB[™] BiCMOS Design Significantly Reduces Power Dissipation 	
 ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015 	1Q1 [2 47] 1D1 1Q2 [3 46] 1D2
 Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 	GND 4 45 GND 1Q3 5 44 103
 Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 5 V, T_A = 25°C 	1Q4 [6 43] 1D4 V _{CC} [7 42] V _{CC}
 High-Impedance State During Power Up and Power Down 	1Q5 8 41 1D5 1Q6 9 40 1D6
 Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise 	GND 10 39 GND 1Q7 11 38 1D7 1Q8 12 37 1D8
 Flow-Through Architecture Optimizes PCB Layout 	2Q1 [13 36] 2D1 2Q2 [14 35] 2D2
 High-Drive Outputs (–32-mA I_{OH}, 64-mA I_{OL}) 	GND 15 34 GND
 Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink 	2Q3 [16 33] 2D3 2Q4 [17 32] 2D4
Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package	V _{CC} [18 31] V _{CC} 2Q5 [19 30] 2D5
Using 25-mil Center-to-Center Spacings	
description	GND 21 28 GND 2Q7 22 27 2D7

d

The 'ABT16374A are 16-bit edge-triggered D-type flip-flops with 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components

OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16374A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT16374A is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

26 2D8

25

2CLK

2Q8 23

24

2<mark>OE</mark>

SCBS205C - MARCH 1993 - REVISED MAY 1997


FUNCTION TABLE (each flip-flop)									
	INPUTS OUTPUT								
ŌE	CLK	Q							
L	\uparrow	Н	Н						
L	\uparrow	L	L						
L	H or L	Х	Q ₀						
Н	Х	Х	Z						

logic symbol[†]

				1	
1 <mark>0</mark> E	1	1EN			
1CLK	48	> C1			
2OE	24	2EN			
20L 2CLK	25	> C2			
ZULK			لے		
1D1	47	1D	1 🗸	2	1Q1
1D2	46			3	1Q2
1D3	44			5	1Q3
1D4	43	<u> </u>		6	1Q4
1D5	41			8	1Q5
1D6	40			9	1Q6
1D7	38	<u> </u>		11	1Q7
1D8	37			12	1Q8
2D1	36	2D	2 ▽	13	2Q1
2D2	35		2 V	14	2Q2
2D3	33			16	2Q3
2D4	32			17	2Q4
2D4	30			19	2Q5
2D5 2D6	29			20	2Q5
2D0 2D7	27			22	2Q7
2D7 2D8	26			23	2Q7 2Q8
200					240

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SCBS205C - MARCH 1993 - REVISED MAY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1) Voltage range applied to any output in the high or power-off state, V _O Current into any output in the low state, I _O : SN54ABT16374A SN74ABT16374A Input clamp current, I _{IK} (V _I < 0)	0.5 V to 7 V 0.5 V to 5.5 V
Output clamp current, I _{OK} (V _O < 0)	
Package thermal impedance, θ_{JA} (see Note 2): DGG package	89°C/W
DL package	
Storage temperature range, T _{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

recommended operating conditions (see Note 3)

			SN54ABT	16374A	SN74ABT	16374A	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage		0	VCC	0	VCC	V
ЮН	High-level output current			-24		-32	mA
IOL	Low-level output current			48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate	200		200		μs/V	
TA	Operating free-air temperature	-55	125	-40	85	°C	

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



SCBS205C - MARCH 1993 - REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAD	AMETER	TEST C	1	Γ _A = 25°C	2	SN54ABT	16374A	SN74ABT1	6374A	UNIT					
PAR	AMETER		MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT					
VIK		V _{CC} = 4.5 V,	lı = -18 mA			-1.2		-1.2		-1.2	V				
		V _{CC} = 4.5 V,	I _{OH} = -3 mA	2.5			2.5		2.5						
Val		V _{CC} = 5 V,	I _{OH} = -3 mA	3			3		3		V				
VOH		V _{CC} = 4.5 V	I _{OH} = -24 mA	2			2				v				
		VCC = 4.5 V	I _{OH} = -32 mA	2*					2						
Vai		V _{CC} = 4.5 V	I _{OL} = 48 mA			0.55		0.55			V				
VOL		VCC = 4.5 V	I _{OL} = 64 mA			0.55*				0.55	v				
V _{hys}					100						mV				
lj		$V_{CC} = 0$ to 5.5	$V, V_{I} = V_{CC} \text{ or } GND$			±1		±1		±1	μA				
IOZPU‡	÷	$V_{CC} = 0 \text{ to } 2.1 \text{ V},$ $V_{O} = 0.5 \text{ to } 2.7 \text{ V}, \overline{OE} = X$				±50		±50		±50	μA				
I _{OZPD} ‡	:	$V_{CC} = 2.1 V \text{ to } 0,$ $V_{O} = 0.5 \text{ to } 2.7 V, \overline{OE} = X$		$V_{CC} = 2.1 V \text{ to } 0,$ $V_{O} = 0.5 \text{ to } 2.7 V, \overline{OE} = X$		$V_{CC} = 2.1 V \text{ to } 0,$ $V_{O} = 0.5 \text{ to } 2.7 V, \overline{OE} = X$				±50		±50		±50	μA
IOZH		$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$ $V_{O} = 2.7 \text{ V}, \overline{\text{OE}} \ge 2 \text{ V}$				10		10		10	μA				
I _{OZL}		$V_{CC} = 2.1 \text{ V} \text{ to}$ $V_{O} = 0.5 \text{ V}, \overline{\text{OE}}$				-10		-10		-10	μA				
loff		V _{CC} = 0,	$V_{I} \text{ or } V_{O} \leq 4.5 \text{ V}$			±100				±100	μΑ				
ICEX	Outputs high	V _{CC} = 5.5 V,	V _O = 5.5 V			50		50		50	μΑ				
۱ ⁰ §		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA				
	Outputs high					2		2		2					
	Outputs low	$V_{CC} = 5.5 \text{ V}, I_{O} = 0,$				72		72		72	mA				
ICC	Outputs disabled	$V_{I} = V_{CC}$ or GN	ID			2		2		2	mA				
∆ICC¶	-	V _{CC} = 5.5 V, O Other inputs at	ne input at 3.4 V, V _{CC} or GND			1.5		1.5		1.5	mA				
Ci		V _I = 2.5 V or 0.5	5 V		3.5						pF				
Co		V _O = 2.5 V or 0	.5 V		9.5						pF				

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at V_{CC} = 5 V.

[‡] This parameter is characterized, but not production tested.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		V _{CC} = 5 V, T _A = 25°C [#]		$V_{CC} = 5 V,$ $T_A = 25^{\circ}C^{\#}$ SN54ABT16374A		SN74ABT	UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency	0	150	0	150	0	150	MHz
tw	Pulse duration, CLK high or low	3.3		3.3		3.3		ns
t _{su}	Setup time, data before CLK↑	1.1		1.3		1.1		ns
th	Hold time, data after CLK [↑]	1.3		1.5		1.3		ns

[#] These values apply only to the SN74ABT16374A.



SCBS205C - MARCH 1993 - REVISED MAY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V(Т,	CC = 5 V A = 25°C	/, ;	MIN N	МАХ	UNIT
			MIN	TYP	MAX			
fmax			150			150		MHz
tPLH	CLK	Q	1.8	4.3	5.7	1.5	6.9	ns
^t PHL	OER	Q Q	2.7	4.7	6.1	2.2	6.9	115
^t PZH	OE	Q	1.2	3.4	4.8	0.8	6.1	ns
tPZL	ÛE	Q	1.6	3.5	4.9	1.2	5.5	115
^t PHZ	ŌĒ	Q	2.2	5.5	8.6	1.8	9.6	ns
^t PLZ	OL	Q	2.2	4.3	6.2	1.8	7.2	115

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	Vo Tj	CC = 5 V A = 25°C	!, ;	MIN	МАХ	UNIT
			MIN	TYP	MAX			
fmax			150			150		MHz
tPLH	CLK	Q	1.8	4.3	5.4	1.8	6.2	ns
^t PHL	OLK			4.7	5.6	2.7	5.9	115
^t PZH	ŌĒ	Q	1.2	3.4	4.8	1.2	5.6	ns
t _{PZL}	ÛE	Q	1.6	3.5	4.7	1.6	5.3	115
^t PHZ	OE	Q	2.2	5.5	7.1	2.2	8.2	ns
t _{PLZ}	UE	Q	2.2	4.3	5.8	2.2	6.6	115



SCBS205C - MARCH 1993 - REVISED MAY 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.





PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
5962-9320101MXA	ACTIVE	CFP	WD	48	1	TBD	Call TI	Level-NC-NC-NC
74ABT16374ADGGRE4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT16374ADGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT16374ADL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT16374ADLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT16374ADLRG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SNJ54ABT16374AWD	ACTIVE	CFP	WD	48	1	TBD	Call TI	Level-NC-NC-NC

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered

at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

MCFP010B - JANUARY 1995 - REVISED NOVEMBER 1997

CERAMIC DUAL FLATPACK

WD (R-GDFP-F**)

48 LEADS SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only
 - E. Falls within MIL STD 1835: GDFP1-F48 and JEDEC MO-146AA
 - GDFP1-F56 and JEDEC MO-146AB



MECHANICAL DATA

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN

DL (R-PDSO-G**)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated