## MAXIAV

## 14－Bit，＋5V，200ksps ADC with 10بA Shutdown

## General Description

The MAX1062 low－power，14－bit analog－to－digital con－ verter（ADC）features a successive approximation ADC， automatic power－down，fast $1.1 \mu$ s wake－up，and a high－ speed SPI ${ }^{\text {TM }} /$ QSPI ${ }^{\text {TM }} /$ MICROWIRE ${ }^{\text {TM }}$－compatible inter－ face．The MAX1062 operates with a single +5 V analog supply and features a separate digital supply，allowing direct interfacing with 2.7 V to 5.25 V digital logic．
At the maximum sampling rate of 200 ksps ，the MAX1062 consumes only 2.5 mA ．Power consumption is only $12.5 \mathrm{~mW}\left(A V_{D D}=D V_{D D}=5 \mathrm{~V}\right)$ at a 200ksps（max） sampling rate．AutoShutdown ${ }^{\text {TM }}$ reduces supply current to $130 \mu \mathrm{~A}$ at 10 ksps and to less than $10 \mu \mathrm{~A}$ at reduced sampling rates．
Excellent dynamic performance and low power，com－ bined with ease of use and small package size（10－pin $\mu \mathrm{MAX}$ ）make the MAX1062 ideal for battery－powered and data－acquisition applications or for other circuits with demanding power consumption and space requirements．

Applications
Motor Control
Industrial Process Control
Industrial I／O Modules
Data－Acquisition Systems
Thermocouple Measurements
Accelerometer Measurements
Portable－and Battery－Powered Equipment

－14－Bit Resolution，1LSB DNL<br>－＋5V Single－Supply Operation<br>－Adjustable Logic Level（2．7V to 5．25V）<br>－Input Voltage Range： 0 to VREF<br>－Internal Track／Hold，4MHz Input Bandwidth<br>－SPI／QSPI／MICROWIRE－Compatible Serial Interface<br>－Small 10－Pin $\mu$ MAX Package<br>－Low Power<br>2.5 mA at 200ksps<br>$130 \mu \mathrm{~A}$ at 10 ksps<br>$0.1 \mu \mathrm{~A}$ in Power－Down Mode

Features

Ordering Information

| PART | TEMP． <br> RANGE | PIN－ <br> PACKAGE | INL <br> （LSB） |
| :---: | :---: | :--- | :---: |
| MAX1062ACUB | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | $10 \mu \mathrm{MAX}$ | $\pm 1$ |
| MAX1062BCUB | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | $10 \mu \mathrm{MAX}$ | $\pm 2$ |
| MAX1062CCUB | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | $10 \mu \mathrm{MAX}$ | $\pm 3$ |
| MAX1062AEUB | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | $10 \mu \mathrm{MAX}$ | $\pm 1$ |
| MAX1062BEUB | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | $10 \mu \mathrm{MAX}$ | $\pm 2$ |
| MAX1062CEUB | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | $10 \mu \mathrm{MAX}$ | $\pm 3$ |

Pin Configuration
Functional Diagram appears at end of data sheet．

SPI and QSPI are trademarks of Motorola，Inc．
MICROWIRE is a trademark of National Semiconductor，Corp．
AutoShutdown is a trademark of Maxim Integrated Products，Inc．

TOP VIEW


## 14-Bit, +5V, 200ksps ADC with 10بA Shutdown

## ABSOLUTE MAXIMUM RATINGS

| AVDD to AGND | -0.3V to +6V |
| :---: | :---: |
| DVDD to DGND | -0.3V to +6V |
| DGND to AGND. | -0.3V to +0.3V |
| AIN, REF to AGND . | -0.3V to ( $\mathrm{A} \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ ) |
| SCLK, $\overline{C S}$ to DGND | -0.3V to +6V |
| DOUT to DGND | -0.3V to ( DV DD +0.3 V ) |
| Maximum Curre | .50r |



Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(A V_{D D}=\mathrm{DV}_{\mathrm{DD}}=+4.75 \mathrm{~V}\right.$ to +5.25 V , fSCLK $=4.8 \mathrm{MHz}$ ( $50 \%$ duty cycle), 24 clocks/conversion (200ksps), $\mathrm{V}_{\mathrm{REF}}=+4.096 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $T_{M A X}$, unless otherwise noted. Typical values are at $T_{A}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC ACCURACY (NOTE 1) |  |  |  |  |  |  |
| Resolution |  |  | 14 |  |  | Bits |
| Relative Accuracy (Note 2) | INL | MAX1062A |  |  | $\pm 1$ | LSB |
|  |  | MAX1062B |  |  | $\pm 2$ |  |
|  |  | MAX1062C |  |  | $\pm 3$ |  |
| Differential Nonlinearity | DNL | No missing codes over temperature |  | $\pm 0.5$ | $\pm 1$ | LSB |
| Transition Noise |  | RMS noise |  | $\pm 0.32$ |  | LSBRMS |
| Offset Error |  |  |  | 0.2 | 1 | mV |
| Gain Error (Note 3) |  |  |  | $\pm 0.002$ | $\pm 0.01$ | \%FSR |
| Offset Drift |  |  |  | 0.4 |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Gain Drift (Note 3) |  |  |  | 0.2 |  | ppm/ $/{ }^{\circ} \mathrm{C}$ |


| DYNAMIC SPECIFICATIONS (1kHz sine wave, 4.096Vp-p) (Note 1) |  |  |  |  |  |
| :--- | :---: | :--- | :--- | :---: | :---: |
| Signal-to-Noise Plus Distortion | SINAD |  | 81 | 84 | dB |
| Signal-to-Noise Ratio | SNR |  | 82 | 84 | dB |
| Total Harmonic Distortion | THD |  | -99 | -86 | dB |
| Spurious-Free Dynamic Range | SFDR |  | 87 | 101 | dB |
| Full-Power Bandwidth |  | $-3 d B$ point | 4 | MHz |  |
| Full-Linear Bandwidth |  | SINAD $>81 \mathrm{~dB}$ | 20 | kHz |  |

CONVERSION RATE

| Conversion Time (Note 4) | tCONV |  | 5 | 240 | $\mu \mathrm{~s}$ |
| :--- | :---: | :--- | :---: | :---: | :---: |
| Serial Clock Frequency | fSCLK |  | 0.1 | 4.8 | MHz |
| Aperture Delay |  |  | 15 | ns |  |
| Aperture Jitter |  |  | $<50$ | ps |  |
| Sample Rate | fS | fSCLK/24 |  | 200 | ksps |
| Track/Hold Acquisition Time | tACQ |  | 1.1 | $\mu \mathrm{~s}$ |  |

## 14-Bit, +5V, 200ksps ADC with 10uA Shutdown

## ELECTRICAL CHARACTERISTICS (continued)

$\left(A V_{D D}=\mathrm{DV}_{\mathrm{DD}}=+4.75 \mathrm{~V}\right.$ to $+5.25 \mathrm{~V}, \mathrm{f}_{\mathrm{SCLK}}=4.8 \mathrm{MHz}$ ( $50 \%$ duty cycle), 24 clocks/conversion (200ksps), $\mathrm{V}_{\mathrm{REF}}=+4.096 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)


## 14-Bit, +5V, 200ksps ADC with 10 1 A Shutdown

## ELECTRICAL CHARACTERISTICS (continued)

$\left(A V_{D D}=V_{D D}=+4.75 \mathrm{~V}\right.$ to $+5.25 \mathrm{~V}, f_{S C L K}=4.8 \mathrm{MHz}\left(50 \%\right.$ duty cycle), 24 clocks/conversion (200ksps), $V_{R E F}=+4.096 \mathrm{~V}, T_{A}=T_{\text {MIN }}$ to $T_{M A X}$, unless otherwise noted. Typical values are at $\mathrm{T}_{A}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shutdown Supply Current | IAVDD + IDVDD | $\overline{\mathrm{CS}}=\mathrm{DV}$ DD, $\mathrm{SCLK}=\mathrm{idle}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| Power-Supply Rejection Ratio (Note 5) | PSRR | $A V_{D D}=D V_{D D}=+4.75 \mathrm{~V}$ to +5.25 V , full-scale input |  | 68 |  | dB |

## MAX1062 TIMING CHARACTERISTICS (Figures 1, 2, 3, and 6)

$\left(A V_{D D}=V_{D D}=+4.75 \mathrm{~V}\right.$ to +5.25 V, fSCLK $=4.8 \mathrm{MHz}\left(50 \%\right.$ duty cycle), 24 clocks/conversion (200ksps), $\mathrm{V}_{\text {REF }}=+4.096 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $T_{\text {MAX }}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Acquisition Time | tacQ |  | 1.1 |  |  | $\mu \mathrm{s}$ |
| SCLK to DOUT Valid | too | CDOUT $=50 \mathrm{pF}$ |  |  | 50 | ns |
| $\overline{\mathrm{CS}}$ Fall to DOUT Enable | tDV | CDOUT $=50 \mathrm{pF}$ |  |  | 80 | ns |
| $\overline{\mathrm{CS}}$ Rise to DOUT Disable | tTR | CDOUT $=50 \mathrm{pF}$ |  |  | 80 | ns |
| $\overline{\mathrm{CS}}$ Pulse Width | tcsw |  | 50 |  |  | ns |
| $\overline{\text { CS }}$ Fall to SCLK Rise Setup | tcss |  | 100 |  |  | ns |
| $\overline{\mathrm{CS}}$ Rise to SCLK Rise Hold | tcse |  |  |  | 0 | ns |
| SCLK High Pulse Width | tch |  | 65 |  |  | ns |
| SCLK Low Pulse Width | tCL |  | 65 |  |  | ns |
| SCLK Period | tcP |  | 208 |  |  | ns |

$\left(A V_{D D}=+4.75 \mathrm{~V}\right.$ to $+5.25 \mathrm{~V}, \mathrm{DV}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to +5.25 V, fSCLK $=4.8 \mathrm{MHz}\left(50 \%\right.$ duty cycle), 24 clocks/conversion (200ksps), $\mathrm{V}_{\mathrm{REF}}=$ $+4.096 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Acquisition Time | tacQ |  | 1.1 |  |  | $\mu \mathrm{s}$ |
| SCLK to DOUT Valid | tDO | CDOUT $=50 \mathrm{pF}$ |  |  | 100 | ns |
| $\overline{\mathrm{CS}}$ Fall to DOUT Enable | tDV | CDOUT $=50 \mathrm{pF}$ |  |  | 100 | ns |
| $\overline{\mathrm{CS}}$ Rise to DOUT Disable | tTR | CDOUT $=50 \mathrm{pF}$ |  |  | 80 | ns |
| $\overline{\overline{C S}}$ Pulse Width | tcsw |  | 50 |  |  | ns |
| $\overline{\text { CS }}$ Fall to SCLK Rise Setup | tCSS |  | 100 |  |  | ns |
| $\overline{\mathrm{CS}}$ Rise to SCLK Rise Hold | tCSH |  |  |  | 0 | ns |
| SCLK High Pulse Width | tch |  | 65 |  |  | ns |
| SCLK Low Pulse Width | tCL |  | 65 |  |  | ns |
| SCLK Period | tcP |  | 208 |  |  | ns |

Note 1: $A V_{D D}=D V_{D D}=+5 \mathrm{~V}$.
Note 2: Relative accuracy is the deviation of the analog value at any code from its theoretical value after the full-scale range has been calibrated.
Note 3: Offset and reference errors nulled.
Note 4: Conversion time is defined as the number of clock cycles multiplied by the clock period; clock has $50 \%$ duty cycle.
Note 5: Defined as the change in positive full scale caused by a $\pm 5 \%$ variation in the nominal supply voltage.

## 14-Bit, +5V, 200ksps ADC with 10بA Shutdown

$\left(A V_{D D}=D V_{D D}=+5 \mathrm{~V}\right.$, fSCLK $=4.8 \mathrm{MHz}, \mathrm{CLOAD}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{REF}}=+4.096 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted. $)$


## 14-Bit, +5V, 200ksps ADC with 10uA Shutdown

$\left(A V_{D D}=D V_{D D}=+5 \mathrm{~V}, \mathrm{f}_{\mathrm{S}} \mathrm{LK}=4.8 \mathrm{MHz}, \mathrm{CLOAD}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{REF}}=+4.096 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$


OFFSET ERROR
vs. ANALOG SUPPLY VOLTAGE


GAIN ERROR
VS. ANALOG SUPPLY VOLTAGE



OFFSET ERROR vs. TEMPERATURE


GAIN ERROR vS. TEMPERATURE


## 14-Bit, +5V, 200ksps ADC with 10山A Shutdown

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | REF | External Reference Voltage Input. Sets the analog voltage range. Bypass to AGND with a $4.7 \mu \mathrm{~F}$ capacitor. |
| 2 | $A V_{\text {DD }}$ | Analog +5 V Supply Voltage. Bypass to AGND (pin 3 ) with a $0.1 \mu \mathrm{~F}$ capacitor. |
| 3, 9 | AGND | Analog Ground. Connect pins 3 and 9 together. Place star ground at pin 3. |
| 4 | $\overline{C S}$ | Active Low Chip Select Input. Forcing $\overline{\mathrm{CS}}$ high places the MAX1062 in shutdown with a typical current of $0.1 \mu \mathrm{~A}$. A high-to-low transition on $\overline{\mathrm{CS}}$ activates normal operating mode and initiates a conversion. |
| 5 | SCLK | Serial Clock Input. SCLK drives the conversion process and clocks out data at data rates up to 4.8 MHz . |
| 6 | DOUT | Serial Data Output. Data changes state on SCLK's falling edge. DOUT is high impedance when $\overline{\mathrm{CS}}$ is high. |
| 7 | DGND | Digital Ground |
| 8 | DVDD | Digital Supply Voltage. Bypass to DGND with a $0.1 \mu \mathrm{~F}$ capacitor. |
| 10 | AIN | Analog Input |

## Detailed Description

The MAX1062 includes an input track-and-hold (T/H) and successive-approximation register (SAR) circuitry to convert an analog input signal to a digital 14-bit output. Figure 4 shows the MAX1062 in its simplest configuration. The serial interface requires only three digital lines (SCLK, $\overline{C S}$, and DOUT) and provides an easy interface to microprocessors ( $\mu \mathrm{Ps}$ ).
The MAX1062 has two power modes: normal and shutdown. Driving $\overline{\mathrm{CS}}$ high places the MAX1062 in shutdown, reducing the supply current to $0.1 \mu \mathrm{~A}$ (typ), while pulling $\overline{\mathrm{CS}}$ low places the MAX1062 in normal operating mode. Falling edges on $\overline{\mathrm{CS}}$ initiate conversions that are driven by SCLK. The conversion result is available at DOUT in unipolar serial format. The serial data stream consists of eight zeros followed by the data bits (MSB first). Figure 3 shows the interface-timing diagram.

## Analog Input

Figure 5 illustrates the input sampling architecture of the ADC. The voltage applied at REF sets the full-scale input voltage.

Track-and-Hold (T/H)
In track mode, the analog signal is acquired on the internal hold capacitor. In hold mode, the T/H switches open and the capacitive DAC samples the analog input.

During the acquisition, the analog input (AIN) charges capacitor CDAC. The acquisition interval ends on the falling edge of the sixth clock cycle (Figure 6). At this instant, the $\mathrm{T} / \mathrm{H}$ switches open. The retained charge on CDAC represents a sample of the input.
In hold mode, the capacitive digital-to-analog converter (DAC) adjusts during the remainder of the conversion cycle to restore node ZERO to zero within the limits of 14-bit resolution. At the end of the conversion, force $\overline{C S}$ high and then low to reset the input side of the CDAC switches back to AIN, and charge CDAC to the input signal again.
The time required for the $\mathrm{T} / \mathrm{H}$ to acquire an input signal is a function of how quickly its input capacitance is charged. If the input signal's source impedance is high, the acquisition time lengthens and more time must be allowed between conversions. The acquisition time ( $\mathrm{t}_{\mathrm{ACD}}$ ) is the maximum time the device takes to acquire the signal. Use the following formula to calculate acquisition time:

$$
t_{A C Q}=11\left(R_{S}+R_{I N}\right) \times 35 \mathrm{pF}
$$

where RIN $=800 \Omega$, RS $=$ the input signal's source impedance, and tACQ is never less than $1.1 \mu \mathrm{~s}$. A source impedance less than $1 \mathrm{k} \Omega$ does not significantly affect the ADC's performance.
To improve the input signal bandwidth under AC conditions, drive AIN with a wideband buffer ( $>4 \mathrm{MHz}$ ) that can drive the ADC's input capacitance and settle quickly.

## 14-Bit, +5V, 200ksps ADC with 10цA Shutdown



Figure 1. Load Circuits for DOUT Enable Time and SCLK to DOUT Delay Time


Figure 2. Load Circuits for DOUT Disable Time


Figure 3. Detailed Serial Interface Timing

## Input Bandwidth

The ADC's input tracking circuitry has a 4MHz smallsignal bandwidth, so it is possible to digitize highspeed transient events and measure periodic signals with bandwidths exceeding the ADC's sampling rate by using undersampling techniques. To avoid aliasing of unwanted high-frequency signals into the frequency band of interest, use antialias filtering.

## Analog Input Protection

Internal protection diodes, which clamp the analog input to $A V_{D D}$ and/or AGND, allow the input to swing from AGND - 0.3V to AVDD + 0.3V, without damaging the device.
If the analog input exceeds 300 mV beyond the supplies, limit the input current to 10 mA .


Figure 4. Typical Operating Circuit

# 14-Bit, +5V, 200ksps ADC with 10山A Shutdown 

## Digital Interface <br> Initialization after Power-Up and Starting a Conversion

The digital interface consists of two inputs, SCLK and $\overline{\mathrm{CS}}$, and one output, DOUT. A logic high on $\overline{\mathrm{CS}}$ places the MAX1062 in shutdown (autoshutdown) and places DOUT in a high-impedance state. A logic low on $\overline{C S}$ places the MAX1062 in the fully powered mode.
To start a conversion, pull $\overline{\mathrm{CS}}$ low. A falling edge on $\overline{\mathrm{CS}}$ initiates an acquisition. SCLK drives the A/D conversion and shifts out the conversion results (MSB first) at DOUT.

Timing and Control
Conversion-start and data-read operations are controlled by the $\overline{\mathrm{CS}}$ and SCLK digital inputs (Figures 6 and 7). Ensure that the duty cycle on SCLK is between $40 \%$ and $60 \%$ at 4.8 MHz (the maximum clock frequency). For lower clock frequencies, ensure that the minimum high and low times are at least 65 ns . Conversions with SCLK rates less than 100 kHz may result in reduced accuracy due to leakage.
Note: Coupling between SCLK and the analog inputs (AIN and REF) may result in an offset. Variations in frequency, duty cycle, or other aspects of the clock signal's shape result in changing offset.
A $\overline{\mathrm{CS}}$ falling edge initiates an acquisition sequence. The analog input is stored in the capacitive DAC, DOUT changes from high impedance to logic low, and the ADC begins to convert after the sixth clock cycle. SCLK drives the conversion process and shifts out the conversion result on DOUT.


Figure 5. Equivalent Input Circuit

SCLK begins shifting out the data (MSB first) after the falling edge of the 8th SCLK pulse. Twenty-four falling clock edges are needed to shift out the eight leading zeros, 14 data bits, and 2 sub-bits (S1 and S0). Extra clock pulses occurring after the conversion result has been clocked out, and prior to the rising edge of $\overline{\mathrm{CS}}$, produce trailing zeros at DOUT and have no effect on the converter operation.
Force $\overline{\mathrm{CS}}$ high after reading the conversion's LSB to reset the internal registers and place the MAX1062 in shutdown. For maximum throughput, force $\overline{\mathrm{CS}}$ low again to initiate the next conversion immediately after the specified minimum time (tcsw).
Note: Forcing $\overline{\mathrm{CS}}$ high in the middle of a conversion immediately aborts the conversion and places the MAX1062 in shutdown.


Figure 6. External Timing Diagram

## 14-Bit, +5V, 200ksps ADC with 10ヶA Shutdown



Figure 7. Shutdown Sequence

## Output Coding and Transfer Function

The data output from the MAX1062 is binary and Figure 8 depicts the nominal transfer function. Code transitions occur halfway between successive-integer LSB values $\left(V_{\text {REF }}=4.096 \mathrm{~V}\right.$ and $1 \mathrm{LSB}=250 \mu \mathrm{~V}$ or $\left.4.096 \mathrm{~V} / 16384\right)$.

## Applications Information

## External Reference

The MAX1062 requires an external reference with a voltage range between 3.8 V and AV DD. Connect the external reference directly to REF. Bypass REF to AGND (pin 3) with a $4.7 \mu \mathrm{~F}$ capacitor. When not using a low ESR bypass capacitor, use a $0.1 \mu \mathrm{~F}$ ceramic capacitor in parallel with the $4.7 \mu \mathrm{~F}$ capacitor. Noise on the reference degrades conversion accuracy.
The input impedance at REF is $40 \mathrm{k} \Omega$ for DC currents. During a conversion the external reference at REF must deliver $100 \mu \mathrm{~A}$ of DC load current and have an output impedance of $10 \Omega$ or less.
For optimal performance, buffer the reference through an op amp and bypass the REF input. Consider the MAX1062's equivalent input noise ( $80 \mu \mathrm{~V}$ RMS ) when choosing a reference.

Input Buffer
Most applications require an input buffer amplifier to achieve 14 -bit accuracy. If the input signal is multiplexed, switch the input channel immediately after acquisition, rather than near the end of or after a conversion (Figure 9). This allows the maximum time for the input buffer amplifier to respond to a large step change in the input signal. The input amplifier must have a slew rate of at least $2 \mathrm{~V} / \mu$ s to complete the required output voltage change before the beginning of the acquisition time.


Figure 8. Unipolar Transfer Function, Full Scale (FS) $=V_{\text {REF }}$, Zero Scale (ZS) = GND

At the beginning of the acquisition, the internal sampling capacitor array connects to AIN (the amplifier output), causing some output disturbance. Ensure that the sampled voltage has settled before the end of the acquisition time.

## Digital Noise

Digital noise can couple to AIN and REF. The conversion clock (SCLK) and other digital signals active during input acquisition contribute noise to the conversion result. Noise signals synchronous with the sampling interval result in an effective input offset. Asynchronous signals produce random noise on the input, whose

## 14-Bit, +5V, 200ksps ADC with 10山A Shutdown



Figure 9. Change Multiplexer Input Near Beginning of Conversion to Allow Time for Slewing and Settling
high-frequency components may be aliased into the frequency band of interest. Minimize noise by presenting a low impedance (at the frequencies contained in the noise signal) at the inputs. This requires bypassing AIN to AGND, or buffering the input with an amplifier that has a small-signal bandwidth of several MHz , or preferably both. AIN has about 4 MHz of bandwidth.

## Distortion

Avoid degrading dynamic performance by choosing an amplifier with distortion much less than the MAX1062's total harmonic distortion (THD $=-99 \mathrm{~dB}$ at 1 kHz ) at frequencies of interest. If the chosen amplifier has insufficient common-mode rejection, which results in degraded THD performance, use the inverting configuration (positive input grounded) to eliminate errors from this source. Low temperature-coefficient, gain-setting resistors reduce linearity errors caused by resistance changes due to self-heating. To reduce linearity errors due to finite amplifier gain, use amplifier circuits with sufficient loop gain at the frequencies of interest.

DC Accuracy
To improve DC accuracy, choose a buffer with an offset much less than the MAX1062's offset (1mV (max) for +5 V supply), or whose offset can be trimmed while maintaining stability over the required temperature range.

## Serial Interfaces

The MAX1062's interface is fully compatible with SPI, QSPI, and MICROWIRE standard serial interfaces.
If a serial interface is available, establish the CPU's serial interface as master, so that the CPU generates the serial clock for the MAX1062. Select a clock frequency between 100 kHz and 4.8 MHz :

1) Use a general-purpose I/O line on the CPU to pull CS low.
2) Activate SCLK for a minimum of 24 clock cycles. The serial data stream of eight leading zeros followed by the MSB of the conversion result begins at the falling edge of $\overline{\mathrm{CS}}$. DOUT transitions on SCLK's falling edge and the output is available in MSB-first

## 14-Bit, +5V, 200ksps ADC with 10pA Shutdown

format. Observe the SCLK to DOUT valid timing characteristic. Clock data into the $\mu \mathrm{P}$ on SCLK's rising edge.
3) Pull $\overline{\mathrm{CS}}$ high at or after the 24th falling clock edge. If $\overline{\mathrm{CS}}$ remains low, trailing zeros are clocked out after the 2 sub-bits, S 1 and S 0 .
4) With $\overline{\mathrm{CS}}$ high, wait at least 50 ns (tCSW) before starting a new conversion by pulling CS low. A conversion can be aborted by pulling $\overline{\mathrm{CS}}$ high before the conversion ends. Wait at least 50 ns before starting a new conversion.
Data can be output in three 8-bit sequences or continuously. The bytes contain the results of the conversion padded with eight leading zeros before the MSB. If the serial clock has not been idled after the sub-bits (S1 and SO ) and $\overline{\mathrm{CS}}$ has been kept low, DOUT sends trailing zeros.

## SPI and MICROWIRE Interfaces

When using the SPI (Figure 10a) or MICROWIRE (Figure 10b) interfaces, set CPOL $=0$ and $\mathrm{CPHA}=0$. Conversion begins with a falling edge on $\overline{\mathrm{CS}}$ (Figure 10c). Three consecutive 8 -bit readings are necessary to obtain the entire 14 -bit result from the ADC. DOUT data transitions on the serial clock's falling edge. The first 8 -bit data stream contains all leading zeros. The second 8 -bit data stream contains the MSB through D6. The third 8-bit data stream contains D5 through D0 followed by S1 and S0.

QSPI Interface
Using the high-speed QSPI interface with CPOL = 0 and CPHA $=0$, the MAX1062 supports a maximum fsCLK of 4.8 MHz . Figure 11a shows the MAX1062 connected to a QSPI master and Figure 11b shows the associated interface timing.


Figure 10b. MICROWIRE Connections

Figure 10a. SPI Connections


Figure 10c. SPI/MICROWIRE Interface Timing Sequence ( $C P O L=C P H A=0$ )

## 14-Bit, +5V, 200ksps ADC with 10بA Shutdown



Figure 11a. QSPI Connections


Figure 11b. QSPI Interface Timing Sequence ( $C P O L=C P H A=0$ )


Figure 12a. SPI Interface Connection for a PIC16/PIC17

PIC16 with SSP Module and PIC17 Interface
The MAX1062 is compatible with a PIC16/PIC17 microcontroller ( $\mu \mathrm{C}$ ) using the synchronous serial-port (SSP) module.
To establish SPI communication, connect the controller as shown in Figure 12a. Configure the PIC16/PIC17 as system master, by initializing its synchronous serial-port control register (SSPCON) and synchronous serial-port status register (SSPSTAT) to the bit patterns shown in Tables 1 and 2.
In SPI mode, the PIC16/PIC17 $\mu$ C allows 8 bits of data to be synchronously transmitted and received simulta-

Table 1. Detailed SSPCON Register Contents

| CONTROL BIT |  | MAX1062 SETTINGS | SYNCHRONOUS SERIAL-PORT CONTROL REGISTER (SSPCON) |
| :---: | :---: | :---: | :---: |
| WCOL | BIT7 | X | Write Collision Detection Bit |
| SSPOV | BIT6 | X | Receive Overflow Detect Bit |
| SSPEN | BIT5 | 1 | Synchronous Serial-Port Enable Bit: <br> 0: Disables serial port and configures these pins as I/O port pins. <br> 1: Enables serial port and configures SCK, SDO, and SCI pins as serial port pins. |
| CKP | BIT4 | 0 | Clock Polarity Select Bit. CKP = 0 for SPI master mode selection. |
| SSPM3 | BIT3 | 0 |  |
| SSPM2 | BIT2 | 0 | Synchronous Serial-Port Mode Select Bit. Sets SPI master mode and selects |
| SSPM1 | BIT1 | 0 | fCLK $=$ fosc $/ 16$. |
| SSPM0 | BITO | 1 |  |

[^0]
## 14-Bit, +5V, 200ksps ADC with 10hA Shutdown

Table 2. Detailed SSPSTAT Register Contents

| CONTROL BIT |  | MAX1062 <br> SETTINGS | SYNCHRONOUS SERIAL-PORT CONTROL REGISTER (SSPSTAT) |
| :---: | :---: | :---: | :--- |
| SMP | BIT7 | 0 | SPI Data Input Sample Phase. Input data is sampled at the middle of the data output time. |
| CKE | BIT6 | 1 | SPI Clock Edge Select Bit. Data will be transmitted on the rising edge of the <br> serial clock. |
| D/A | BIT5 | $X$ | Data Address Bit |
| P | BIT4 | $X$ | Stop Bit |
| S | BIT3 | $X$ | Start Bit |
| R/W | BIT2 | $X$ | Read/Write Bit Information |
| UA | BIT1 | $X$ | Update Address |
| BF | BIT0 | $X$ | Buffer Full Status Bit |

X = Don't care


Figure 12b. SPI Interface Timing with PIC16/PIC17 in Master Mode (CKE =1, CKP $=0, S M P=0, S S P M 3-S S P M 0=0001$ )
neously. Three consecutive 8-bit readings (Figure 12b) are necessary to obtain the entire 14-bit result from the ADC. DOUT data transitions on the serial clock's falling edge and is clocked into the $\mu \mathrm{C}$ on SCLK's rising edge. The first 8-bit data stream contains all zeros. The second 8-bit data stream contains the MSB through D6. The third 8-bit data stream contains bits D5 through D0 followed by S1 and S0.

## Definitions

Integral Nonlinearity
Integral nonlinearity (INL) is the deviation of the values on an actual transfer function from a straight line. This straight line can be either a best-fit straight line fit or a
line drawn between the end points of the transfer function, once offset and gain errors have been nullified. The static linearity parameters for the MAX1062 are measured using the endpoint method.

## Differential Nonlinearity

Differential nonlinearity (DNL) is the difference between an actual step width and the ideal value of 1LSB. A DNL error specification of 1LSB guarantees no missing codes and a monotonic transfer function.

## Aperture Definitions

Aperture jitter (taJ) is the sample-to-sample variation in the time between samples. Aperture delay ( $\mathrm{t}_{\mathrm{AD}}$ ) is the

## 14-Bit, +5V, 200ksps ADC with 10بA Shutdown



Figure 13. Effective Bits vs. Input Frequency
time between the falling edge of the sampling clock and the instant when the actual sample is taken.

Signal-to-Noise Ratio
For a waveform perfectly reconstructed from digital samples, signal-to-noise ratio (SNR) is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal, theoretical minimum analog-to-digital noise is caused by quantization noise error only and results directly from the ADCs resolution ( N bits):

$$
\text { SNR }=(6.02 \times N+1.76) \mathrm{dB}
$$

In reality, there are other noise sources besides quantization noise: thermal noise, reference noise, clock jitter, etc. SNR is computed by taking the ratio of the RMS signal to the RMS noise, which includes all spectral components minus the fundamental, the first five harmonics, and the DC offset.

Signal-to-Noise Plus Distortion Signal-to-noise plus distortion (SINAD) is the ratio of the fundamental input frequency's RMS amplitude to the RMS equivalent of all the other ADC output signals.

$$
\operatorname{SINAD}(\mathrm{dB})=20 \times \log \left[\frac{\text { Signal }_{\mathrm{RMS}}}{(\text { Noise }+ \text { Distortion })_{\mathrm{RMS}}}\right]
$$

Effective Number of Bits Effective number of bits (ENOB) indicate the global accuracy of an ADC at a specific input frequency and sampling rate. An ideal ADC error consists of quantization noise only. With an input range equal to the full-
scale range of the ADC, calculate the effective number of bits as follows:

$$
\mathrm{ENOB}=(\mathrm{SINAD}-1.76) / 6.02
$$

Figure 13 shows the effective number of bits as a function of the MAX1062's input frequency.

Total Harmonic Distortion
Total harmonic distortion (THD) is the ratio of the RMS sum of the first five harmonics of the input signal to the fundamental itself. This is expressed as:

$$
\mathrm{THD}=20 \times \log \left[\frac{\sqrt{V_{2}^{2}+V_{3}^{2}+V_{4}^{2}+V_{5}^{2}}}{V_{1}}\right]
$$

where $\mathrm{V}_{1}$ is the fundamental amplitude and $\mathrm{V}_{2}$ through $V_{5}$ are the 2nd-through 5th-order harmonics.

## Spurious-Free Dynamic Range

Spurious-free dynamic range (SFDR) is the ratio of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next largest frequency component.

## Supplies, Layout, Grounding and Bypassing

Use PC boards with separate analog and digital ground planes. Do not use wire-wrap boards. Connect the two ground planes together at the MAX1062 (pin 3). Isolate the digital supply from the analog with a lowvalue resistor ( $10 \Omega$ ) or ferrite bead when the analog and digital supplies come from the same source (Figure 14).


Figure 14. Powering $A V_{D D}$ and $D V_{D D}$ from a Single Supply

## 14-Bit, +5V, 200ksps ADC with 10цA Shutdown

Constraints on sequencing the power supplies and inputs are as follows:

- Apply AGND before DGND.
- Apply AIN and REF after AVDD and AGND are present.
- DVDD is independent of the supply sequencing.

Ensure that digital return currents do not pass through the analog ground and that return-current paths are low impedance. A 5mA current flowing through a PC board ground trace impedance of only $0.05 \Omega$ creates an error voltage of about $250 \mu \mathrm{~V}$, 1 LSB error with a 4 V full-scale system.
The board layout should ensure that digital and analog signal lines are kept separate. Do not run analog and digital (especially the SCLK and DOUT) lines parallel to one another. If one must cross another, do so at right angles.
The ADCs high-speed comparator is sensitive to highfrequency noise on the AVDD power supply. Bypass an excessively noisy supply to the analog ground plane with a $0.1 \mu \mathrm{~F}$ capacitor in parallel with a $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ low-ESR capacitor. Keep capacitor leads short for best supply-noise rejection.

Functional Diagram


Chip Information
TRANSISTOR COUNT: 12,100
PROCESS: BiCMOS

## 14-Bit, +5V, 200ksps ADC with 10ヶA Shutdown




[^0]:    X = Don't care

