

Data Sheet September 26, 2006 FN8185.2

Digitally Controlled Potentiometer (XDCP™)

FEATURES

- Solid-state potentiometer
- · 3-wire serial interface
- Terminal voltage, 0 to +10V
- · 100 wiper tap points
 - —Wiper position stored in nonvolatile memory and recalled on power-up
- 99 resistive elements
 - —Temperature compensated
 - —End to end resistance range ±20%
- Low power CMOS
 - —V_{CC} = 5V
 - —Active current, 3mA max.
 - -Standby current, 1mA max.
- · High reliability
 - -Endurance, 100,000 data changes per bit
 - -Register data retention, 100 years
- R_{TOTAL} value = $10k\Omega$ and $50k\Omega$
- **Packages**
 - -8 Ld SOIC and PDIP
- -8 Ld SOIC and PDIP

 Pb-free plus agreed available (Ro IS compliant)


DESCRIPTION

The Intersil X9319 is a digitally controlled potentiometer (XDCP). The device consists of a resistor array, wiper switches, a control section, and nonvolatile memory. The wiper position is controlled by a 3-wire interface.

The potentiometer is implemented by a resistor array composed of 99 resistive elements and a wiper switching network. Between each element and at either end are tap points accessible to the wiper terminal. The position of the wiper element is controlled by the \overline{CS} , U/\overline{D} , and \overline{INC} inputs. The position of the wiper can be stored in nonvolatile memory and then be recalled upon a subsequent power-up operation.

The device can be used as a three-terminal potentiometer for voltage control or as a two-terminal variable resistor for current control in a wide variety of applications.


PIN CONFIGURATION



APPLICATIONS

- LCD bias control
- DC bias adjustment
- Gain and offset trim
- · Laser diode bias control
- Voltage regulator output control

BLOCK DIAGRAM



Ordering Information

PART NUMBER	PART MARKING	R_{TOTAL} (k Ω)	TEMP RANGE (°C)	PACKAGE	PKG. DWG. #
X9319WP8	X9319WP	10	0 to +70	8 Ld PDIP	MDP0031
X9319WP8I	X9319WP I		-40 to +85	8 Ld PDIP	MDP0031
X9319WS8*	X9319W		0 to +70	8 Ld SOIC (150 mil)	MDP0027
X9319WS8Z* (Note)	X9319W Z		0 to +70	8 Ld SOIC (150 mil) (Pb-free)	MDP0027
X9319WS8I*	X9319W I		-40 to +85	8 Ld SOIC (150 mil)	MDP0027
X9319WS8IZ* (Note)	X9319W ZI		-40 to +85	8 Ld SOIC (150 mil) (Pb-free)	MDP0027
X9319UP8I	X9319UP I	50	-40 to +85	8 Ld PDIP	MDP0031
X9319US8I*	X9319U I		-40 to +85	8 Ld SOIC (150 mil)	MDP0027
X9319US8IZ (Note)	X9319U ZI		-40 to +85	8 Ld SOIC (150 mil) (Pb-free)	MDP0027

^{*}Add "T1" suffix for tape and reel.

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

PIN DESCRIPTIONS

DIP/SOIC	Symbol	Brief Description
1	ĪNC	Increment. Toggling INC while CS is low moves the wiper either up or down.
2	U/D	Up/Down . The U/D input controls the direction of the wiper movement.
3	R _H	The high terminal is equivalent to one of the fixed terminals of a mechanical potentiometer.
4	V_{SS}	Ground.
5	\ \ /\\	The vire term nales equivalent to the ricvable errifical of the harical potentiometer.
6	R_L	The low terminal is equivalent to one of the fixed terminals of a mechanical potentiometer.
7	CS	Chip Select . The device is selected when the $\overline{\text{CS}}$ input is LOW, and de-selected when $\overline{\text{CS}}$ is high.
8	V _{CC}	Supply Voltage.

ABSOLUTE MAXIMUM RATINGS

Junction Temperature under bias	65°C to +135°C
Storage temperature	65 C to +150 C
Voltage on \overline{CS} , \overline{INC} , U/\overline{D} and V_{CC}	
with respect to V _{SS}	1V to +7V
R _H , R _W , R _L to ground	+12V
Lead temperature (soldering 10s)	+300 C
l _W (10s)	±6mA

COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device (at these or any other conditions above those listed in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

POTENTIOMETER CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%, T_A = Full Operating Temperature Range unless otherwise stated)$

				nits		
Symbol	Parameter	Min.	Typ. ⁽⁴⁾	Max.	Unit	Test Conditions/Notes
	End to end resistance tolerance	-20		+20	%	See ordering information for values
V _{RH} / _{RL}	R _H /R _L terminal voltage	V_{SS}		10	V	V _{SS} = 0V
	Power rating			25	mW	
R _W	Wiper resistance		40	200	Ω	I _W = 1mA
IW	Wiper current ⁽⁵⁾	-3.0		+3.0	mA	See test circuit
	Noise ⁽⁷⁾		-120		dBV	Ref: 1kHz
	Resolution		1		%	
	Absolute linearity ⁽¹⁾	-1		+1	MI ⁽³⁾	V(RH) = 10V,
	Relative linearity	-0.2	m /	+0.2	MI ⁽³⁾	V(RL) = 0V
	Aronal temper to recoefficient	JU	±3 <mark>0</mark> 0		րոր/ Հ	SII
	Ratiometric temperature coefficient ^{(5),(6)}	-20		+20	ppm/ C	
C _H /C _L /C _W ⁽⁵⁾	Potentiometer capacitances		10/10/25		pF	See equivalent circuit
V _{CC}	Supply Voltage	4.5		5.5	V	

D.C. OPERATING CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%, T_A = Full Operating Temperature Range unless otherwise stated)$

			Limits			
Symbol	Parameter	Min.	Typ.(4)	Max.	Unit	Test Conditions
Icc	V _{CC} active current (Increment)		1	3	mA	$\overline{\text{CS}}$ = V _{IL} , U/ $\overline{\text{D}}$ = V _{IL} or V _{IH} and $\overline{\text{INC}}$ = 0.4V/2.4V @ min. t _{CYC} R _L , R _H , R _W not connected
I _{SB}	Standby supply current		300	1000	μA	$\overline{\text{CS}} \ge 2.4 \text{V}$, $\text{U}/\overline{\text{D}}$ and $\overline{\text{INC}} = 0.4 \text{V}$ R_{L} , R_{H} , R_{W} not connected
ILI	CS, INC, U/D input leakage current	-10		+10	μA	$V_{IN} = V_{SS}$ to V_{CC}
V _{IH}	CS, INC, U/D input HIGH voltage	2		V _{CC} + 1	V	
V _{IL}	CS, INC, U/D input LOW voltage	-1		0.8	V	
C _{IN} (5)	CS, INC, U/D input capacitance			10	pF	$V_{CC} = 5V, V_{IN} = V_{SS}, T_A = +25 C,$ f = 1MHz

ENDURANCE AND DATA RETENTION


 $(V_{CC} = 5V \pm 10\%, T_A = Full Operating Temperature Range)$


Parameter	Min.	Unit
Minimum endurance	100,000	Data changes per bit
Data retention	100	Years

- Notes: (1) Absolute linearity is utilized to determine actual wiper voltage versus expected voltage = $[V(R_{W(n)(actual)}) V(R_{W(n)(expected)})]/MIV(R_{W(n)(expected)}) = n(V(R_H) V(R_L))/99 + V(R_L)$, with n from 0 to 99.
 - (2) Relative linearity is a measure of the error in step size between taps = $[V(R_{W(n+1)}) (V(R_{W(n)}) MI)]/MI$
 - (3) 1 MI = Minimum Increment = $[V(R_H) V(R_L)]/99$.
 - (4) Typical values are for $T_A = 25$ C and nominal supply voltage.
 - (5) Guaranteed by device characterization.
 - (6) Ratiometric temperature coefficient = $(V(R_W)_{T1(n)} V(R_W)_{T2(n)})/[V(R_W)_{T1(n)}(T1 T2) \times 10^6]$, with T1 & T2 being 2 temperatures, and n from 0 to 99.
 - (7) Measured with wiper at tap position 31, R_L grounded, using test circuit.

Test Circuit

Equivalent Circuit





A.C. CONDITIONS WEST BDT I C. com/Intersil

Input pulse levels	0.8V to 2.0V
Input rise and fall times	10ns
Input reference levels	1.4V

A.C. OPERATING CHARACTERISTICS


 $(V_{CC} = 5V \pm 10\%, T_A = Full Operating Temperature Range unless otherwise stated)$

			Limits		
Symbol	Parameter	Min.	Typ. ⁽⁴⁾	Max.	Unit
t _{Cl}	CS to INC setup	100			ns
t _{ID} (5)	INC HIGH to U/D change	100			ns
t _{DI} ⁽⁵⁾	U/D to INC setup	1			μs
t _{IL}	INC LOW period	1			μs
t _{IH}	INC HIGH period	1			μs
t _{IC}	INC inactive to CS inactive	1			μs
tCPHS	CS deselect time (STORE)	20			ms
tCPHNS ⁽⁵⁾	CS deselect time (NO STORE)	1			μs
t _{IW} (5)	INC to R _W change		100	500	μs
tCYC	INC cycle time	4			μs
t _R , t _F (5)	INC input rise and fall time			500	μs
t _{PU} (5)	Power-up to wiper stable			500	μs
t _R V _{CC} ⁽⁵⁾	V _{CC} power-up rate	0.2		50	V/ms

POWER-UP AND DOWN REQUIREMENTS

In order to prevent unwanted tap position changes, or an inadvertant store, bring the $\overline{\text{CS}}$ and $\overline{\text{INC}}$ high before or concurrently with the V_{CC} pin on powerup. The potentiometer voltages must be applied after this sequence is completed. During power-up, the data sheet parameters for the DCP do not fully apply until 1 millisecond after V_{CC} reaches its final value. The V_{CC} rampspec is a ways in effect.

A.C. TIMING



PIN DESCRIPTIONS

R_H and R_I

The high (R_H) and low (R_L) terminals of the X9319 are equivalent to the fixed terminals of a mechanical potentiometer. The terminology of R_L and R_H references the relative position of the terminal in relation to wiper movement direction selected by the U/ \overline{D} input and not the voltage potential on the terminal.

R_{w}

 $R_{\rm W}$ is the wiper terminal and is equivalent to the movable terminal of a mechanical potentiometer. The position of the wiper within the array is determined by the control inputs. The wiper terminal series resistance is typically $40\Omega.$

Up/Down (U/\overline{D})

The U/\overline{D} input controls the direction of the wiper movement and whether the counter is incremented or decremented.


Increment (INC)

The $\overline{\text{INC}}$ input is negative-edge triggered. Toggling $\overline{\text{INC}}$ will move the wiper and either increment or decrement the counter in the direction indicated by the logic level on the $\overline{\text{U/D}}$ input.

Chip Select (CS)

The device is seecen when the CS input is .OW. The current counter value is stored in nonvolatile memory when CS is returned HIGH while the INC input is also HIGH. After the store operation is complete the X9319 will be placed in the low power standby mode until the device is selected once again.

PIN CONFIGURATION



PIN NAMES

Symbol	Description
R _H	High terminal
R _W	Wiper terminal
R _L	Low terminal
V _{SS}	Ground
V _{CC}	Supply voltage
U/D	Up/Down control input
ĪNC	Increment control input
<u>CS</u>	Chip select control input

PRINCIPLES OF OPERATION

There are three sections of the X9319: the control section, the nonvolatile memory, and the resistor array. The control section operates just like an up/down counter. The output of this counter is decoded to turn on a single electronic switch connecting a point on the resistor array to the wiper output. The contents of the counter can be stored in nonvolatile memory and retained for future use. The resistor array is comprised of 99 individual resistors connected in series. Electronic switches at either end of the array and between each resistor provide an electrical connection to the wiper pin, R_W .

The wipe acts like its me channal equivalent and does not move beyond the first or last position. That is, the counter does not wrap around when clocked to either extreme.

The electronic switches on the device operate in a "make before break" mode when the wiper changes tap positions. If the wiper is moved several positions, multiple taps are connected to the wiper for t_{IW} (\overline{INC} to V_W change). The R_{TOTAL} value for the device can temporarily be reduced by a significant amount if the wiper is moved several positions.

When the device is powered-down, the last wiper position stored will be maintained in the nonvolatile memory. When power is restored, the contents of the memory are recalled and the wiper is set to the value last stored.

INSTRUCTIONS AND PROGRAMMING

The $\overline{\text{INC}}$, $\text{U}/\overline{\text{D}}$ and $\overline{\text{CS}}$ inputs control the movement of the wiper along the resistor array. With $\overline{\text{CS}}$ set LOW the device is selected and enabled to respond to the $\text{U}/\overline{\text{D}}$ and $\overline{\text{INC}}$ inputs. HIGH to LOW transitions on $\overline{\text{INC}}$ will increment or decrement (depending on the state of the $\text{U}/\overline{\text{D}}$ input) the seven bit counter. The output of this counter is decoded to select one of one hundred wiper positions along the resistive array.

The value of the counter is stored in nonvolatile memory whenever $\overline{\text{CS}}$ transitions HIGH while the $\overline{\text{INC}}$ input is also HIGH.

The system may select the X9319, move the wiper and deselect the device without having to store the latest wiper position in nonvolatile memory. After the wiper movement is performed as described above and once the new position is reached, the system must keep INC LOW while taking CS HIGH. The new wiper position will be maintained until changed by the system or until a powerup/down cycle recalled the previously stored data. This procedure allows the system to always power-up to a preset value stored in nonvolatile memory; then during system operation minor adjustments could be made. The adjustments might be based on user preference, system parameter changes due to temperature drift etc.

The state of U\(\overline{\psi}\) may to charged while \(\overline{\capacita}\) remains LOW. This allows the host system to enable the device and then move the wiper up and down until the proper trim is attained.

MODE SELECTION


CS	INC	U/D	Mode
L	7	Η	Wiper up
L	7	L	Wiper down
	Н	Х	Store wiper position to nonvolatile memory
Н	Х	Х	Standby
	L	X	No store, return to standby
	L	Н	Wiper Up (not recommended)
_	L	L	Wiper Down (not recommended)

The state of Upmay Wicharded while Commains COM / Intersi


APPLICATIONS INFORMATION

Electronic digitally controlled (XDCP) potentiometers provide three powerful application advantages; (1) the variability and reliability of a solid-state potentiometer, (2) the flexibility of computer-based digital controls, and (3) the retentivity of nonvolatile memory used for the storage of multiple potentiometer settings or data.

Basic Configurations of Electronic Potentiometers




Three terminal potentiometer; variable voltage divider



Two terminal variable resistor; variable current


Basic Circuits






Offset Voltage Adjustment


Comparator with Hysteresis




(for additional circuits see AN115)

Small Outline Package Family (SO)







MDP0027

SMALL OUTLINE PACKAGE FAMILY (SO)


SYMBOL	a <mark>o\\$</mark> \\	 \\$ 0-14	SQ 16 ().1):0")	SO(6 (0.300") SOL-16)	SO20 (St) 2()	(S)L-24	SO28 (SOL) 28	GOL TRA ICE	NOTES
Α	0.068	0.068	0.068	0.104	0.104	0.104	0.104	MAX	-
A1	0.006	0.006	0.006	0.007	0.007	0.007	0.007	±0.003	-
A2	0.057	0.057	0.057	0.092	0.092	0.092	0.092	±0.002	-
b	0.017	0.017	0.017	0.017	0.017	0.017	0.017	±0.003	-
С	0.009	0.009	0.009	0.011	0.011	0.011	0.011	±0.001	-
D	0.193	0.341	0.390	0.406	0.504	0.606	0.704	±0.004	1, 3
Е	0.236	0.236	0.236	0.406	0.406	0.406	0.406	±0.008	-
E1	0.154	0.154	0.154	0.295	0.295	0.295	0.295	±0.004	2, 3
е	0.050	0.050	0.050	0.050	0.050	0.050	0.050	Basic	-
L	0.025	0.025	0.025	0.030	0.030	0.030	0.030	±0.009	-
L1	0.041	0.041	0.041	0.056	0.056	0.056	0.056	Basic	-
h	0.013	0.013	0.013	0.020	0.020	0.020	0.020	Reference	-
N	8	14	16	16	20	24	28	Reference	-


Rev. L 2/01


NOTES:

- 1. Plastic or metal protrusions of 0.006" maximum per side are not included.
- 2. Plastic interlead protrusions of 0.010" maximum per side are not included.
- 3. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994

Plastic Dual-In-Line Packages (PDIP)







MDP0031

PLASTIC DUAL-IN-LINE PACKAGE

SYMBOL	PDIP8	PDIP14	PDIP16	PDIP18	PDIP20	TOLERANCE	NOTES
Α	0.210	0.210	0.210	0.210	0.210	MAX	
A1	0.015	0.015	0.015	0.015	0.015	MIN	
A2	0.130	0.130	0.130	0.130	0.130	±0.005	
b	0.018	0.018	0.018	0.018	0.018	±0.002	
b2	0.060	0.060	0.060	0.060	0.060	+0.010/-0.015	
С	0.010	0.010	0.010	0.010	0.010	+0.004/-0.002	
D	0.375	0.750	0.750	0.890	1.020	±0.010	1
Е	0.310	0.310	0.310	0.310	0.310	+0.015/-0.010	
E1	0.250	0.250	0.250	0.250	0.250	±0.005	2
е	0.100	0.100	0.100	0.100	0.100	Basic	
eA	0.300).300	0.300	0.300	0.300 4	Basic	
eB	VV VDV348 V	0.345	0.345	0.345	0.345	±0 02 5	
L	0.125	0.125	0.125	0.125	0.125	±0.010	
N	8	14	16	18	20	Reference	

Rev. B 2/99

NOTES:

- 1. Plastic or metal protrusions of 0.010" maximum per side are not included.
- 2. Plastic interlead protrusions of 0.010" maximum per side are not included.
- 3. Dimensions E and eA are measured with the leads constrained perpendicular to the seating plane.
- 4. Dimension eB is measured with the lead tips unconstrained.
- 5. 8 and 16 lead packages have half end-leads as shown.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com